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Abstract
Processors have evolved and grown more complex to serve enormous computational needs. Even
though modern-day processors share same dna with processors half century ago, verifying them
today is the huge wall to scale. Verification dominates production cycle even with advances both
in software (programming as well as CAD tools) and manufacturing (fabrication) as there are
too many test scenarios to cover. Testing complex devices like processors with manual-testing
alone in certainty missing the dead lines. Automatic verification is a great way to overcome
hurdles of manual testing viz. speed, manpower, and ultimately cost. The work described in this
paper targets verification of processors which have in-order instruction execution. Verification is
done using SystemVerilog testbench which compares output of device under test to the output of
SystemC model, when random instructions are applied.
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The paper describes a configurable Random Instruction Generator developed as part of a larger
Graduate Research project called Project Heliosphere. The overarching goal of Project Helio-
sphere is to develop a robust, configurable, verification and validation environment to further the
study of various RISC processor architectures. The initial phase of this project was undertaken
by Krunal Mange (Configurable Random Instruction Generator for RISC Processors), Namratha
Pashupathy Manjula Devi (Configurable Verification of RISC Processors), and Thiago Pinheiro
Felix da Silva e Lima (Reconfigurable Model for RISC Processors). Indeed I am proud, and






High quality verification by directed test-benches is a very difficult task to complete within lim-
ited time constraint. Directed test-benches with simulation will get the results quickly but may
not cover areas outside the target, if a certain area is missed so are the bugs associated with
it. Also directed test-benches do not accurately simulate the real world applications a processor
might encounter. Random vector testing helps solve the problem faced by the directed test-
benches as instructions are created at random which mimic real world application and if the
verification is carried on long enough then it can be sufficiently said as verified. Another advan-
tage of random vector testing is that bugs are found faster, because of the random nature even the
bugs not thought of before can be found. The device under test (DUT) in this paper are either 12
or 14-bit in order execution processors which can be of Harvard or Von Neumann architecture.
The goal is to build a flexible test-bench such that any of the configurations can be tested and
can be scalable to even larger designs. The process is divided into 3 parts viz. random instruc-
tion generation, SystemVerilog test-bench and SystemC model. Random instruction generator
will generate random instructions depending on the configuration specified in configuration file.
Instructions, even though being random, should make sense in relation to spatially neighboring
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instructions. Perl is chosen as the language to produce instruction because of its text processing
abilities and other features like associative array, etc. Configuration file is also used by SystemC
model to calculate expected output for the particular instruction. SystemVerilog is chosen for the
test-bench because of its modularity and scalability. A change in test-bench will require only a
change in a particular module of SystemVerilog test-bench rather than a complete overhaul.
1.1 Research Goals
The goal of this work is to have a random instruction generator capable of generating instruction
for variety of processor which are part of test set and have provisions for other designs. This
objective is achieved as:
• Specify the basic requirements for the random instruction generator.
• Classify the processor design variations and come up with steps to create an instruction
generator to span all the requirements.
• Incorporate user switches to generate specific category of instruction, which are stored in
files compatible with processors and test-bench.
• Generate random instructions and verify two sample processor from set of eight processor,
as proof of concept.
A script is also developed to collect data from all the test runs, tabulate the data and generate
recommendations for debugging.
1.2 Contributions
The major contributions to the project Heliosphere are:
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1. A fully functioning random instruction generator is built in Perl.
2. Error detection and correction for two processors (12 & 14-bits) is carried out by various
tests to eliminate all the errors. These two processor samples are considered standard for
the rest of the set.
3. Reused a part of instruction generator script to develop result database generator, which
organizes and classify errors.
1.3 Organization
• Chapter 2: Research relating to the project outline and technology is presented in this
chapter.
• Chapter 3: The test environment overview with brief introduction to each component is
discussed in this chapter.
• Chapter 4: This chapter describes in detail processor architecture, instruction set and op-
eration of the processors used in this work.
• Chapter 5: Configuration file structure along with description of each data field is ex-
plained.
• Chapter 6: Random Instruction Generator is described in detail in this chapter. This chapter
provides a brief overview of the design followed with explanation of design choices and
function descriptions.
• Chapter 7: This chapter describes the procedure to get results and gives explanation on
how to interpret them. Explanation is supported by relevant data and graphs.
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• Chapter 8: This chapter concludes the paper and discusses possible future work.
Chapter 2
Bibliographical Research
An important part of any research project is review current material related to the project speci-
fications and the relevant search results used are discussed in this chapter. The tools needed for
the development of intended work are one of the first material under research. The quest is to
validate the feasibility of the tools meeting the requirement. After reviewing related work done
with similar tools an affirmation is obtained and focus is shifted to the techniques/methods used
to accomplish project in processor verification, model design and instruction generation. Lan-
guages such as SystemVerilog, SystemC and Perl are selected and used with verificatoin tools by
Cadence to accomplish the work.
Processor verification is an intensive task, especially given that increasingly complex designs
can be designed and realized via state of the art manufacturing. In order to promote these designs,
they must be verified for correctness. Writing test cases for such complex systems manually is
quite challenging. If written to exhaustively check the system, this results in quite a large time
overhead in realizing the necessary test cases [3, 4]. This is not suitable to market the product
or use it in other project as the timeline is missed. This time penalty warrants automated test
case generation, which form the basis of the work done in this paper. Various methods are used
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to generate instructions/test-cases for processor verification viz. random instruction generation
and randomizing a fixed set of test groups. The randomizing of the fixed set of test groups can
yield better results if the design has medium complexity since writing all the individual cases
will be increasing difficult. Directed manual tests have a short turn around time as they can
be easily designed for a particular case. As discussed earlier this method is not suitable for
exhaustive testing. Random Instruction testing is in stark contrast to manual testing in terms of
setup time. A random instruction generator requires a greater amount of time as randomness in
generation has to be constrained to bound tests within system design parameters and not generate
meaningless cases while at the same time reaching corners. In order to have best of both worlds
some methods researched use a novel way of randomizing part of a test case is done by making
selection of opcodes from a table but making the operands randomized [5, 6]. This method gives
a short setup time for the first test but will become time consuming as opcode table for all cases
need to supplied.
Random instructions can reach all the possible states including the ones not thought by the
test designer [7]. These tests when supplied with bias can give an acceptable coverage as against
pure random tests [3]. Genetic algorithms are suggested and used in [8] to test a PowerPC
architecture. This includes an execution trace buffer giving feed back to the bias generator, a
better set of random instructions are generate which force corner cases. Paper [9, 10] discusses
generating biases with respect to the instruction groups rather than each instruction to reduce
complexity and get better coverage, which is similar to the work done in this paper. The user
has capabilities of generating a group of instruction using mode selector discussed in 6.1 of this
paper. A different way of generating random instruction is discussed in [11]; this method uses a
Linear Feedback Shift Register (LFSR) to generate pseudo-random stream of bits which is given
as input to the DUT after being verified as a legal instruction as it is possible to generate illegal
instruction with this method. A work similar to [11] is described in [12] which uses graph theory
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to estimate test length so that desired coverage is achieved without going overboard with test
runs. Paper [13] carries the bias generation a step further with much more customization e.g.
test length, instruction biases, memory maps, choice of directing tests to a particular processor
element. All this customization helps target tests and also helps while debugging as only a
particular area can be identified as a problem and thoroughly tested. The research affirmed the
choice of using random instructions generator in this work, as it is versatile and can be automated
to give superior testing time.
The test environment in this work is divided into three parts: generator, model and test-
bench. This structure is chosen as it is proven, and it can be argued that the generator and
model can be combine together like in [14]. But combining the model and generator together
introduces negative bias in both as they are dependent. Independently developing the model is
more flexible and brings in robustness. The model is written in SystemC as it has the modularity
and flexibility of software but can be used to model hardware, were as HDL (Hardware Definition
Languages) can do a better job but sacrifice software features of classes, objects [15]. The
model is considered as reference in verification and zero errors are expected from it. Various
techniques to verify SystemC model are discussed in [16–18] viz. assertion based test, explicit
state model test. The flow in verification is that the output of model is considered golden vector
and compared to DUT’s output, which depending on environment are generated and stored in a
file or verified cycle by cycle. The final piece which ties all the parts together in test environment
is the test-bench. The test-bench in this paper is developed in SystemVerilog. SystemVerilog is
chosen for its versatile nature and re-usability and the test-bench developed in SystemVerilog is
scalable as all the parts of the test-bench need not change to accommodate testing of new design
[19, 20]. The structure of test-bench is divided as assertion, scoreboard, monitor, interface,
driver [21]. Each part is a class and performs a job e.g. driver provides input vectors to the DUT,
while scoreboard compare DUT values to golden vector [22]. The work discussed in the paper
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also tabulates results and produces graphs, an important observation made from research that
presentation of result play equally important role as the testing work itself.
Chapter 3
Test Environment
The test environment houses all the components required for verification. Test environment is
divided into three parts Random Instruction Generator (RIG), Model and Test-bench. Random
Instruction Generator is written in Perl v5.20 and generates set of instructions in accordance
to specifications of the device (processor) under test (DUT). Model is built in SystemC and its
function is to generate reference outputs. Test bench is written in SystemVerilog and checks
DUT output for errors. Figure 3.1 shows the block diagram of the system.
Testing/verification starts with the configuration file. The tester or owner of DUT populates
the information fields in the file depending on the specs. Configuration file in itself is not a
functional unit but provides information, viz. processor architecture, register size, number of
registers, mnemonic-opcode pair, etc. useful for functioning of the three components. The con-
figuration file is explained in Chapter 5. The RIG generates an instruction set which is read by
both the model and test bench. The Model produces ideal outputs and the test bench compares
DUT outputs to model’s and reports errors if any.
The test environment has eight test samples which are mix of 12 or 14 bits, and Harvard or
Von Neumann architecture. Two DUT samples are corrected to have no errors which assisted in
10
Figure 3.1: System Block Diagram
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the building of test environment and is proof of concept. After all the simulations have run, the
Report Database Generator (RDG) program cleans and arranges the report in final presentation
format.
3.1 Random Instruction Generator
RIG is the first to run. It extracts information from configuration file and reports of any errors
in file information. This error reporting helps so that syntax errors are avoided. Depending
on information extracted viz. processor architecture, bits, etc, instructions are generated as one
or two memory files. For Von Neumann architecture only one memory file is generated with
memory size in accordance to configuration file specifications. Whereas for Harvard, two files,
instruction & data memory file is created as shown in Figure 3.1. The number of instructions are
controlled by the user, if no input is associated with instruction number then a 1000 instruction
size is default. RIG also has features which protect against a number of instructions larger than
possible to fit, limit number of branch instruction so that the stack doesn’t overflow, exception
prevention as the DUT’s tested could not handle exceptions like divide by zero. Instructions
generated can be a mix of all instruction types or any combination like data manipulation, branch
- data manipulation, etc. This flexibility eases bug finding as efforts can be focused on a particular
instruction type. Since RIG calculates the result of instructions generated to prevent exceptions
and control other parameters it also generates files with registers values. The result files aid in
environment building as one more checkpoint in testing as extra test vectors.
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3.2 Model
The model is built to emulate the processors under the test and is written in SystemC. The model
configures itself with the data extracted from the configuration file. Model takes instruction file/s
generated by instruction generator and calculates the results. Model writes out the register values
in files for each register. Model also generates files with program counter values, which helps
test-bench determine if the DUT’s flow of execution long is correct, and status flag values. Model
checks for exceptions as second safety check after RIG and other errors in instructions if any.
Output files generated are input to test-bench as shown in Figure 3.1. The outputs generated by
model are compared to the DUT outputs by test-bench [23].
3.3 Test-bench
The test-bench does the verification and reporting of error after simulation. test-bench is written
in SystemVerilog due to its modular nature [24, 25]. test-bench is the only common interface
between different parts of environment and DUT. The test-bench receives instruction files from
the generator and provides stimulus viz. clock, instruction input. This is done by instantiat-
ing DUT in test-bench. The test-bench then monitors the output from the processor under test
and compares it to the output produced by model and instruction generator as shown in Figure
3.1. Simulation is stopped as soon as an error is detected, a report with expected values for
that instruction along with registers values for a set number of instructions is generated. The
information about past results help in debugging if the error is in the current instruction or has it
stemmed from previous instruction/s. After simulation the result are fed to RDG which complies
results and produces tidied report along with ’csv’ file with error density of each instruction and
potential issues with that particular instruction. This helps in plotting graphs making it easier
to interpret the results. test-bench is comprised of environment, test, test case, interface, driver.
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DUT resides in the test module. Driver provides stimulus and interface provides data interface
between modules. As discussed earlier, the modular nature helps as complete test-bench need
not change with change in DUT, this makes it robust and easier to maintain [2, 24]. A Perl script
was written to generate the test-bench depending on specs in the configuration file.
3.4 Report Database Generator
RDG is written in Perl v5.20. After required simulations have been ran, RIG creates various logs
and reports listing error instruction and other relevant data useful in debugging. The report has
opcodes and it is difficult to visually interpret the data. To resolve this RDG inserts in a comment
stating mnemonics for the opcodes and makes other changes to make the report more visual.
RDG also complies frequency of errors and possible cause from the test-bench report, this data
is written to a CSV file making it easier to plot graphs and observe data. RDG is based on RIG
as information extraction from configuration file is the same.
RIG is discussed in the paper. Model and test-bench are part of collaborative work to develop
the configurable test environment for verification of RISC processors.
Chapter 4
Processor Architecture
The RISC processors used in the work are developed as part of course EEEE621 - Design of
Computer Systems supervised by Dr. Patru at Electrical Department, Rochester Institute of
Technology in Fall 2015. The specification were unique to each student according to number
assigned. All the processors were originally developed in Altera’s Quartus Prime using Verilog
or VHDL.
4.1 Overview
The processor architecture overview is seen in Figure 4.1. It contains Memory Unit, Registers
and Arithmetic & Logical Unit (ALU). Input/Output peripherals are memory mapped to the
highest 16 locations. The processors are classified into two types viz. Harvard & Von Neumann
architecture. Further sub classification is done on basis of the Instruction Word (IW) size which
can be 12 bits or 14 bits wide. Table 4.1 lists all the processors used in the work with their major
specifications.
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Figure 4.1: Processor Architecture Overview
Table 4.1: Processor list
Processor name Architecture type Instruction word size No. of registers Status reg. size
paRISC621pipe_v Harvard 14 16 8
kxmRISC621_v Von Neumann 12 8 12
vxkRISC621_v Von Neumann 14 16 8
axtRISC621 Von Neumann 12 8 12
tflRISC621_v Harvard 12 8 12
dnm_RISC621_v Harvard 14 16 8
dxpRISC521pipe_v Harvard 14 16 8
nxpRISC621pipe_v Von Neumann 14 16 8
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4.2 Registers
Registers are used in various operations are performed and they also hold results. Depending
on instruction word size, the number of registers is limited as bits required to access them are
constrained. All data manipulation instructions have registers as operands and for write back/s-
torage. A 12-bit processor has a 3-bit register field giving eight registers (R0 - R7) whereas a
14-bit processor has a 4-bit register field giving sixteen registers (R0 - R15). A design exception
is made for the 12-bit design in flow-control instruction that register1 (operand1) size is limited
to 2-bits making 4 registers usable. This is done in order to accommodate four flag bits while
still having the same number of opcode bits.
4.3 Arithmetic & Logic Unit (ALU)
ALU is host to mathematical, logical operations, and functional unit. For most of the processors
used, mathematical operations and logical operations like shift, rotate, OR, etc are written by the
designer. Whereas multiplication and division operation are used as a unit which is generated
using Quartus’s IP wizard. The ALU in the processors used is not designed to handle exceptions
e.g. divide by zero. Functional unit houses temporary registers for both input and output. Input
operands are held in temporary registers TA and TB which can indicate register used or can hold
constant depending on the instruction. Outputs after an operation are held in temporary registers
TALUH and TALUL to hold upper half and lower half of the result respectively. Number and
types of operations are same across all processors except that data size handled can be different.
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4.4 Memory Unit
The Memory Unit is monolithic for Von Neumann design as both program and data memory
reside in same memory space. Harvard design on the other hand uses separate memory space for
program and data memory. An advantage of Harvard design is that both program and data mem-
ory can be accessed simultaneously. This helps when the instructions are pipelined to increase
throughput. Section 4.6.1 discusses pipeline in detail. The memory units used are generated
using Quartus’s IP wizard. In case of Von Neumann architecture design, initialized ram is used.
Initializing ram is required because program and data memory share space and the program needs
to be loaded before start of operations. The registers like Program Counter (PC), Stack Pointer
(SP), MAeff (Effective memory register) are also a part of memory unit as seen in Figure 4.2.
Program counter keeps track of instruction to be fetched and is incremented every cycle except
for a stall in pipeline. MAeff is calculated as addition of MAB (Memory Address Base register)
and MAX (Memory Address Index register). MAB holds the address offset and MAX holds
index which depends on an addressing mode used in a particular instruction [1]. Stack pointer
points to top of stack and is incremented or decremented depending on direction of growth. Stack
in this work is defined as percentage of memory, it is made even in size by Random instruction
generator as Flow control instruction occupy two location on stack. MAeff is register not avail-
able to user, it holds the address to the location in the memory from which data can be loaded or
stored or jump location. The organization of stack is seen in Figure 4.3.
Input/Output (I/O) peripherals are memory mapped for both the architecture types. The high-
est 16 locations in memory (data-memory for Harvard) are assigned to I/O peripherals. The pe-
ripheral assignment in I/O memory is user defined. A generic memory structure is as shown in
Figure 6.3 the table represents Von Neumann architecture but Harvard is also similar with an
exception that it has separate program memory.
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Figure 4.2: Memory organization
4.5 Instruction Set
The size of opcode restricts the number of instructions possible. The processors tested in this
work have a 6-bit opcode field giving a maximum of 64 instructions. The actual number of
instructions implemented is smaller than 64. Addressing modes define how the data is fetched
or stored. For the processor used in the work operand1 (Ri) signifies addressing mode. A value
of ’0’ in the field of addressing mode indicates direct addressing mode that the offset address
present in next instruction word is the address to either jump, load or store. A value of ’1’
indicates, the final address is addition of program counter value and offset address. The rest of
the values possible for operand1 field represent register addressing mode. In register addressing
mode the final address is calculated as addition of value present in register (pointed by value of
operand1) and address offset. The instruction set is classified as follows.
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Figure 4.3: Stack Organization
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4.5.1 Manipulation Instructions
Manipulation instructions modify data in registers. They are used to perform mathematical and
logical operations. They can be further divided in to types i.e. two operand instructions and one
operand plus a constant type instruction. Instruction word format for manipulation instructions
is as seen in Figure 4.4. As seen in Instruction Word format register Ri is operand1 and stores
result as well, Rj is second operand which can be a register or a constant value.
Figure 4.4: Instruction word format for manipulation instructions (a) 12-bit and (b) 14-bit pro-
cessor [1]
4.5.2 Data Transfer Instructions
Data Transfer Instructions transfer data to and fro between registers and memory. Since oper-
ations are register based they are likely to be loaded with value from the memory at start of
program and when a value in memory is required. These instructions are also helpful when num-
ber of values being held are greater than number of registers, memory here provides temporary
storage for the value. Instruction word format for data transfer instructions is as seen in Figure
4.5. The offset address is stored at next memory location and is denoted as IW1 where IW0
would represent the data transfer instruction. Depending on type of addressing mode, IW1 can
be the address of location itself or has to be added to Rj register value to obtain final address.
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Figure 4.5: Instruction word format for data transfer instructions (a) 12-bit and (b) 14-bit proces-
sor [1]
4.5.3 Branch Instructions
Branch instructions help skip or go to a different section of a program. ’JUMP’ is a branch
instruction which helps skip/jump over set number of instruction forward or backward depending
on the condition. If the condition is met the jump is taken whilst if the condition is evaluated
to be false, program continues sequentially. The conditions in ’JUMP’ instruction are set using
conditional flags. Carry (C), Negative (N), Overflow (V), Zero (Z) are four flags used as the
conditions. With four one bit flag eight unique conditions plus an additional condition when all
the flags are reset. When all four flags are reset then ’JUMP’ is unconditional and is taken.
’CALL’ and ’RET’ (return) are grouped together and are unconditional branch instructions.
Call instructions is used to execute a subroutine which is stored after program memory or other
part of program memory. Subroutines make programs neat as a piece of code to be executed
multiple time need not be replicated at the usage, instead call can be made to the piece of code.
Another use possible is to call a exception handling routine. As exception can occur sporadically
they cannot be incorporated in main program but stored else where in memory and be executed
by call the routine. Branch instructions except ’RET’ have IW1 like data transfer instructions.
And the address to call routine or jump is calculated using IW1 and Rj register value depending
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on addressing mode. ’RET’ doesn’t have IW1 or address offset as it functions to return flow
of program back to caller i.e. to instruction before which call was made. ’RET’ instruction re-
stores the values of PC and flag values stored by CALL instruction on stack during its execution.
Instruction word format for branch instructions is as seen in Figure 4.6 and 4.7.
Figure 4.6: Instruction word format for JUMP and CALL (a) 12-bit and (b) 14-bit processor [1]
Figure 4.7: Instruction word format for RET (a) 12-bit and (b) 14-bit processor [1]
All the instructions part of processor architecture are listed in appendix I and are grouped by
instruction types.
4.6 Processor Operation
Processor Operations are carried out in machine cycles. Machine cycle is a part of overall oper-
ation carried out as per instructions. An instruction operation is considered to be comprised of
four parts: instruction fetch, decode, execute and write back in the processors part of the work.
These four operations are called machine cycles. Instruction fetch is machine cycle 0 (MC0)
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which fetches the first and next new instructions from memory pointed by program counter.
Program counter has single increment after every fetch. All the fetches from the memory need
not be instructions as depending on type of instruction second instruction word can be mem-
ory offset. Instruction decode is machine cycle 1 (MC1) in this cycle depending on instruction
opcode (i.e. after identification of instruction) operands are loaded with values from register
or constant values. It is in this step that the values loaded in operands can be forwarded from
previous instruction to resolve dependencies. Detailed explanation of dependencies is in section
4.6.1 Pipeline Theory. Instruction execution is machine cycle 3 (MC2) where the result for the
instruction is calculated. The calculated result is stored in an internal temporary register ready
to be written back in next cycle or forwarded if required. Write back is machine cycle 4 (MC3)
and is last machine cycle marking end of an instruction cycle. Here the calculated result is either
stored in the memory or the register depending on the instruction.
Processor operation is divided into machine cycle to facilitate pipelining of instruction which
is similar to a product assembly line. Pipelining increases throughput of processor by utilizing
resources efficiently.
4.6.1 Pipeline Theory
Pipeline comes from assembly line used in automobile manufacturing. In manufacturing if a
person does all the steps by himself, the steps are performed in sequence and steps ahead have
to wait for previous ones to complete. Hence a job with ’m’ distinct parts with each part taking
’n’ amount of time will take a total of ’mn’ time without pipeline. In the same example if we
have ’m’ people doing an individual task then for first whole job to complete it’ll still take ’mn’
amount of time. But after first complete job the next job will be completed in ’n’ amount of time.
This is because after completing first step first person can start working on second job’s first part
while second person is working on second part of first job. This goes so on and so forth such that
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when nth person is working on nth part of first job, the first person is working on first part of nth
job. In processors machine cycle replaces a person in completing job i.e. instruction execution.
The time taken to fill the pipeline which in example meant first person doing first part of nth
job is taken only once if the pipeline is not stalled. Here in processor, a stall can occur when
the processor is waiting for an instruction to complete which uses memory and in consequence
the memory cannot be accessed.This is a problem especially with Von Neumann architecture as
there’s a single memory unit and both read-write operation cannot happen at same time. This is
an example of structural dependency where multiple instructions try to access same resources.
Structural dependencies are solved by stalling the execution of next instruction until resources
become available. If there is change in flow of program then the pipeline is reset i.e. flushed.
Flushing means completing last instruction before branch instruction then continuing on from
new address location where pipeline needs to be filled again. Hence a pipeline is useful when
program don’t have many branch instructions and such programs appear more often than ones
with lots of branches which is why most modern processors use pipelining[26, 27].
A sample example of pipeline is as seen in Figure 4.8.
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Figure 4.8: Sample example for pipeline
The example contains six instructions and it takes nine cycles to complete execution. The
number of cycles is nine because it takes three cycles to fill the pipeline, six cycles to execute
and three trailing cycles to complete remaining instruction execution. Fetch cycle is performed
at every clock event and hence not considered as a cycle on its own. Detailed machine cycle
for entire execution is seen in Figure 4.9. As seen in sample program, first two instruction reset
values in register six and seven. Instruction number three (NOT instruction) which begins at third
machine cycle has decode and operand fetch at next cycle but the first XOR instruction has not
yet written back the value to R7.
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Figure 4.9: Pipeline stages
This creates a data dependency and it’s of the type Read After Write (RAW) as NOT instruc-
tion can read the data only after XOR does write back. This can be resolved by a stall in pipeline,
but elegant way of handling this is data forwarding. Data forwarding implies that required data is
brought to the required register even before the previous instruction completes write back. With
this pipeline continues without a stall. Other dependency example is of Copy instruction. During
machine cycle six when ’copy’ instruction is in decode cycle it requires data of R6 value for
which is being calculated. So data is forwarded from ALU to the register before write back cycle
even begins. Other types of data hazards are Write after read (WAR) which occur when instruc-
tion over-writes data which is need by one of the previous instruction which needs old data to
complete it’s execution and Write After Write (WAW). WAW occur when two instructions write
data to same register, this happens when instruction are out of order in execution in reference to
their issuance.
In the example with six instruction and four cycles each so the program would have taken
twenty-four cycles to complete. But with pipeline and no branch it is completed in nine cycles.
The speedup of program can be calculated as [total time taken without piepline] / [total execution
time with pipeline] [1]. In the example taken the speedup is 24/9 which is 2.66.
Chapter 5
Configuration File
The configuration file is key to the test environment. It contains information to setup test bench,
generate test instructions and for model to do calculations. The configuration file is populated
from the specification sheet of DUT or by the supplier of the DUT. All the numeric values are
specified in the hexadecimal format except for the percentage value. The following information
is contained in the file:
name_folder: This field gives directory name in which the files for a particular processor reside.
This is relative address to the directory test bench and resides one level below.
name: Name of the processor under test, helps locate the highest level file in directory. This
name is also used to generate instruction file, logs and reports under same name which
aids accessibility when testing multiple DUT’s.
bits: Size of instruction word for the DUT and is also the size of the registers. In the tests done
this is also the size of data bus and has two variants 12 bits and 14 bits.
registers: The number denotes the number of registers available to be used in instructions.
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architecture: Two types of architecture viz. Von Neumann & Harvard are indicated as, ’0’ & ’1’
respectively. This helps generator decide whether to generate a single or separate program
& data memory file.
opcode_size: Size of the field dictates number of maximum possible instruction mnemonics.
Also helps in generating instruction word and decoding in model.
operand1_size & operand2_size: This denotes the operands max size. For register-register in-
structions it gives register number used, it also can denote constant value if second operand
is constant. For the flow control instruction in processors used, Ri (operand 1) is calculated
as: (Instruction-word size) - (4 + opcode_size).
dm_size: This field only applies to Harvard architecture as it has separate data space. The
memory length is calculated as (2^dm_size).
memory_size: Total memory size available is indicated by this filed and calculated as (2^mem-
ory_size). For Von Neumann architecture this gives available size of program & data
memory combined.
pc_in_pc_relative: This information is useful in operations using program-counter(PC) relative
addressing mode. DUT design allows relative address to be calculated with respect to
current or next instruction address. A ’0’ indicates current instruction’s address is used
while ’1’ indicates next instruction’s address is used.
SP & Stack_direction: Top of stack is given by this value. Stack direction indicates the growth
of stack i.e. where next element is stored. ’0’ indicates that the elements are stored from
lower to higher address whereas ’1’ indicates elements stored from higher to lower mem-
ory address. The highest the stack can grow or started at is (total memory - 16 highest
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locations), this is due to the fact that 16 locations are reserved for Input/output Peripherals
(I/O-Ps) which are memory mapped for processors tested.
Stack_size: It is percentage of total memory available, in case of Harvard its w.r.t data memory
size. The size is made even as usual push on stack is two words for the processors tested.
Mapping: Mapping of mnemonics is done before specifying opcode value for given mnemonic.
Mapping is done between delimiters ’start_mapping’ & ’end_mapping’. This allows the
test environment to be DUT independent in naming the instruction mnemonic and be flex-
ible in handling various designs. The mnemonics on the left are associated with DUT and
the ones on the right are environment specific which are fixed for to be used by instruction
generator.
opcode: Here the opcodes relative to the mnemonics are to be entered. Opcodes are divided into
three categories data transfer, manipulation & branch instructions each has its delimiter
so that the instruction generator can identify different instruction and generate tests with
different combinations of instruction types.
clk_st: This value suggests number of clock cycles taken to fill the pipeline or the clock at which
first output is obtained. This is particularly useful for test bench to set reference to compare
model’s output to DUT’s for testing purposes.
DUT files:
• name_pm: This file gives the name of program memory used by DUT. This file is present
in both Harvard & Von Neumann architecture. For the latter its both program & data
memory.
• name_dm: Data memory used by only Harvard type DUT.
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• name_div: Divider used by the DUT.
• name_mul: Multiplier used by DUT.
• name_cnt: Counter used by DUT.
• All these files are used by the processor under test to run and perform its operations suc-
cessfully. These are also required by the test bench to list in compilation file so that the
environment instantiate or brings in correct file for to run test.
del_ld & del_st: This field provides information about whether load & store instructions are
stalled. ’1’ indicates stall after the instruction and ’0’ indicates no stall. This is used by test
bench to make result comparison at correct time clock. In usual case only Von Neumann
architecture requires stalls as instruction and data are in same memory which introduces
one clock cycle latency. Design of Harvard architecture can also stall if designer chooses
to do so.
EOF: End of file delimiter.
Example configuration file is shown in Appendix II.
Chapter 6
Random Instruction Generator
RIG generates instructions used for verification and also writes the values of registers to the file.
Instructions generated at random help find bugs quicker as the tester need not manually think of
combinations. The ability to test with random instructions improves on the test case generation
time, if done manually. Hence from early stages of verification bugs or errors in implementation
can be found speeding up the turn around time. Random instructions can also test cases which
were not thought of if done manually. Manually testing all cases is both labor and time intensive
process. With multiple runs of verification, coverage close to 100 percent can be achieved with
help of the random instruction generator. The general flow of random instruction generator is
shown in Figure 6.2.
6.1 Random Instruction Generator Overview
The RIG is written in Perl v5.20. Perl has powerful text manipulation capabilities while syntax
is similar to C. Text processing helps in retrieving data from configuration file and in writing
instruction data, register values to file. The text formatting in file is also easier. The instruction
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Figure 6.1: Command to generate random instructions
Table 6.1: Modes for instruction generation
Mode Instructions
a All three types of instruction are generated viz. manipulation, data transfer & branch
m Only manipulation instruction are generated
mb Manipulation and branch instruction are generated
md Manipulation and data transfer instruction are generated
generator is made configurable so that as the input configuration changes, it adapts to it. To
achieve this robustness the instruction generator is kept modular and the calculations are kept
generic and depend on the input configuration file. The instruction generator also has built in
error reporting. If the input configuration file has error in input data syntax or is missing data
field then the user is notified of such error with prompts on how to fix the errors. The command
to run the instruction generator is seen in 6.1:
The minimum input requirement is a configuration file 5, as it contains all the vital infor-
mation to proceed with the instruction generation. The other input parameters are number of
instruction and ’mode’. RIG can generate user defined number of instructions. The default value
for number of instruction is 1000 in this work, to ensure that even without being supplied with
number of instruction the RIG works. The input of ’mode’ is to compare generating a certain
type of instructions, table 6.1 describes 4 modes. The flow of RIG is seen in Figure 6.2. The
process begins with extracting information from configuration file done by Extract function. The
information extracted gives memory limits and information on segments inside memory like
stack, I/O space. With the processor architecture known the next function, ’memory_set’, knows
about memory being only data or with program memory as well. So the ’memory_set’ func-
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Figure 6.2: Flowchart for instruction generator
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tion sets the memory limits for next functions to continue the operation. The ’filler’ function
fills the memory with zeros in locations which will contain data later on as the instructions are
generated. It also fills memory locations with ones which are not written on by generator. The
’gen’ function is responsible for generation of instructions. It does so by calling sub-functions
viz. manipulation_gen, data_transfer, branch. Instructions generated are written to the file by
the ’writeout’ function. ’reg_out’ function does the task of writing out values of registers to file
to be used by testbench. The functions shown in Figure 6.2 are discussed in detail in following
sub-sections.
6.2 ’extract’ Function
The ’extract’ function takes the configuration file as an input and extracts all the information
about a particular processor. All the values inside the configuration files are hexadecimal, while
calculation in RIG are in decimal. Hence all the values are converted into decimal. The values
are extracted line by line from the configuration file. Any line beginning with ’#’ is considered a
comment and is ignored. All the configuration file reside in the ’configuration’ directory which is
one directory level below the RIG. All the extraction of information is done via Regular Expres-
sions (regex) [28]. The regex match and extract a part of a string depending on the criteria given.
Mapping of instruction and opcode for mnemonics are written between delimiters e.g. for data
transfer instructions ’start_data_transfer:’ and ’end_data_transfer:’ are the start and end limiters
respectively. The delimiters helps in determining a section of data and hence the sections can
be in any sequence in configuration file. Absence of either opening or closing delimiter causes
an error so that errors in configuration file are avoided. ’EOF’ marks the end of file and it is
indicator to stop reading data.
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6.3 ’memory_set’ Function
The ’memory_set’ function sets up the memory. The function first calculates the maximum mem-
ory from the information in configuration file. The value of field ’bits’ from the configuration file
is taken as power to base 2 to calculate maximum memory possible from that bit size. Here in
this work memory for a processor is calculated with its bit size. For Von Neumann architecture
only one memory with the calculated size is created, whereas for Harvard architecture two mem-
ory with same size are created to serve as program and data memory. But the random instruction
generator has provision to support user defined memory which can be smaller or greater than
calculated memory size. This custom memory size can be supplied for both program and data
memory, if present.
The stack is given as percentage of total memory size or data memory size for Harvard type
processors. While calculating memory locations to be reserved for the stack care is taken that
the value is even. An even value is chosen as instructions like CALL (branch instruction) use
two stack locations one for storing flags and program counter value. To verify the supplied
number of instructions can be generated reserved memory is calculated. If the space in memory
after subtracting reserved space is greater than desired number of instruction only then RIG
proceeds further. In case of instruction number exceeding the memory space available a warning
is reported along with the memory space available and execution of generator is carried with
maximum memory space possible. Reserved memory is calculated as addition of stack memory,
I/O space if memory mapped, subroutine space, data space in case of Von Nuemann architecture
and two additional memory locations. The subroutine space in this work is 40 memory locations
but can be changed. Data space is reserved in case of Von Neumann type processors so as to
allow instruction to write and read from memory location which would be impossible to do if
instructions occupied all the space. This reservation is not required in Harvard architecture as
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there is separate data memory. Two memory location are reserved as those locations contain one’s
stored which serves as end of program for testbench at which simulation can be stopped and is
completed. At the end of this function memory space is divided accordingly and instructions can
be generated. A typical memory layout for Von Neumann type is shown in Figure 6.3.
6.4 ’filler’ Function
This function serves as building error checking in memory while generating instructions. It fills
the arrays with character ’k’ which hold data to be written to memory to both program memory
and data memory or just to one memory in case of Von Neumann architecture design. The
character is chosen at random and it is written as visual aid. Since no address value or opcode
at the location will have character ’k’ it helps catch error in generated instructions if any. Later
on during write out to file this helps in filling memory space with ones where ’k’ is found. The
locations with ones as data, can be address offset if preceded by a associated valid instruction
opcode. At other locations a string of ones mean that the location is not defined. Also this string
of ones can help detect branch error when the instruction word reads a string of ones instead of a
valid instruction.
6.5 ’gen’ Function
The ’gen’ function is the largest function written. It is responsible for generation of instructions
and also prevention of exceptions as the processors in this work exclude exception handling.
The ’gen’ function is also made modular so that the development and maintenance in future is
relatively easier. The instructions are randomized in this function. The mnemonic and opcode
of instruction is stored as hash table by ’extract’ function. A random opcode from a set of hash
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Figure 6.3: Memory Organization
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keys is selected via ’shuffle’ function which is part of Perl’s ’Util’ library which contain general
purpose subroutines. The ’gen’ function is also responsible for generation of a certain set of in-
structions depending on user input, with ’a’, i.e. all instructions, being the default option. A set
of only branch or data transfer instructions is not generated as branch instructions need some in-
structions to branch to. And just branching the flow of execution will not reveal any dependency
error which are caused by other instructions when in a combination with branch instructions.
Similarly data transfer alone will not yield much information about errors, as reading or writing
garbage value cannot be verified if the same arbitrary value is written and read back again. Hence
both branch and data transfer instructions are paired with manipulation instructions to provide
data to read or write as well as good variation for dependency check when branching. The ability
to generate instructions with only certain desired types help in debugging a desired part of the
processor design as errors reported will be exclusively from the desired types of instructions. The
function is also intelligent to detect if a branch is to an undefined location. In such event branch
operation is skipped and replaced with one of the manipulation operations. The data transfer is
not chosen in case of an invalid branch because even data transfer from that location will be un-
defined. After choosing a random instruction ’gen’ calls sub-function to generate manipulation,
data transfer or branch instructions.
6.5.1 ’manipulation_gen’ Function
This function to generates manipulation instructions and calculates results for the generated in-
struction. This function then applies another layer of randomization by randomly selecting reg-
isters for the operation. In case of an instruction with constant as the second operand, the register
number generated for operand2 still applies as the field size is same. After calculating result of
instruction flags need to be set according to the result. The flag assignment is done by ’CNVZ’
function, a function is chosen as its functionality is needed by all the instruction and hence it
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prevents code duplication. Another function ’compactor’ resizes the result to fit the width of
instruction word of a particular processor. The resizing of the result is required for certain in-
structions as the entire result is not stored to destination, some information is contained in flags.
An example of such result resizing is adding two 12-bit operands in a 12 bit processor yields a
13-bit result of which the most significant bit (MSB) is carry. Thus result is clipped to 12-bits
while ’CNVZ’ function already has carry information. The last function to be called to generate
opcode for the instruction generated is ’iw1_gen’. The ’iw1_gen’ function generates instruction
word in format specified by configuration file for a processor. The opcode (instruction word) gen-
erated is stored in an array later to be written in memory. Other information stored is resultant
register values.
6.5.2 ’data_transfer’ Function
The ’data_transfer’ function also generates random values for the operands. In the case of data
transfer instructions, i.e. LOAD & STORE, operand1 represents the addressing mode. Operand2
is the source or destination of data when the operation is STORE or LOAD respectively. The
data transfer instructions are two instruction words wide for the processors under the test. The
first instruction word which defines the instruction is followed by the address offset. The final
address is obtained as an addition of the address offset and base register address (MAB). The
base register address is defined by the addressing mode which is the value of operand1. A value
of ’0’ represents direct addressing mode which implies that the final address is equal to the value
of address offset. A value of ’1’ represents PC relative addressing mode and the final memory
address is calculated as sum of PC value and address offset. The values from two onwards to the
highest number specified by operand1 field (e.g for 12-bit processor it is 7) represents register
addressing mode. The final address is equal to the value held by the register. To generate the
offset address, RIG generates a random number in valid memory range as the final address. Then
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according to the addressing mode, MAB is subtracted to give the offset address. It is ensured
that STORE doesn’t happen to a program memory location in Von Neumann architecture. This
makes sure that the program is not corrupted. If the final memory address is out of memory
bounds then the previous value of operand1 (addressing mode) is changed to one that’ll fit the
memory range. Also since data transfer instructions are allowed in subroutines and before JUMP
a caution is exercised result of which the instruction is skipped if only one memory space is
available at the end of routine or before jump. A provision is also made to put a random value if
a load operation is from a location which is undefined. At the end of the ’data_transfer’ function
a call is made to ’wi1_gen’ to generate the instruction word.
6.5.3 ’branch’ Function
With a branch instruction selected by ’gen’ function the ’branch’ function takes over to perform
checks and to generate an instruction. Just like data transfer instructions, jump location or sub-
routine call addresses are calculated according to addressing modes. For JUMP instruction a
check if the jump is within the program is performed if it is register addressing mode. If the
jump is outside the program, then other registers are checked for providing the address value
within program space. One of the other addressing modes is chosen if the previous check fails.
For direct and PC relative addressing mode jump size is fixed depending on total number of in-
structions. Depending on the jump size, the address offset is calculated. The jump size is fixed
so that long jumps are avoided which would lead to skipping most instructions making overall
test shorter and would increase test time as testing all combinations will take more number of
tests. Jump can be taken in a forward and backward direction. A backward jump is of particular
interest in instruction generation as it must contain a forward jump to jump ahead of backward
jump’s instruction location else it’ll result in infinite loop. Hence to generate a backward jump a
combination of three jumps is generated. The first jump takes flow ahead of second jump which
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is a exit jump to avoid infinite loop. The third jump, i.e. the backward jump, takes flow before
the second jump which jumps ahead of it.
The ’call’ instruction can have its subroutine length as maximum of 10 instructions if it’s
at top level in nested calls. The nested call can have subroutines with maximum length of 6
instructions. This is done because subroutine space is limited and maximum instruction variation
should be checked in a test. A depth level of three nested calls is allowed in this work, depth level
can be increased with change in the code. It is made sure that there is a ’return’ instruction at the
end of a subroutine block to take the flow of execution back to the main program or a subroutine
higher in nested call. The ’branch’ function also calls ’iw1_gen’ to generate the instruction word.
6.6 ’write_out’ Function
The write_out function writes the instructions generated and the register values for those instruc-
tions which were stored in arrays to files. The instructions generated and corresponding resultant
register values are then stored in an array as it makes accessing the data and manipulation easier.
Also, writing a single value in a file would mean having write handle (pointer) open during the
entire writing process increasing risk of data being mishandled. For Von Neumann architecture
only one file named ’memory.t’ is created and is written into. For Harvard architecture this file
also serves as program memory and ’data_memory.t’ is the data memory file. These memory
files are created in directory named ’heliosphere’ which is one directory level below and hosts
all the directories for the entire verification environment.
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6.7 ’reg_out’ Function
The register values are written in same directory as RIG by the ’reg_out’ function. The file name
is same as the register name e.g. for register 0 its ’R0.t’ , for stack pointer it is ’SP.t’. All the
locations for memory or register may or may not have data in them, those locations are filled
with binary string of one. A separate function is created because the decision to write the register
values out was made later in project to help with verifying the model’s output. This extra set
of values helps ensure that model gave correct values while building the test environment. Also
with a separate function there is freedom to remove the functionality if required.
Chapter 7
Results
The results are obtained after running simulations. The Report database generator (RDG) then
makes visual changes to the reports and generates ’.csv’ files to facilitate graphing. During
first run of simulations, status flag related errors are observed to dominate. Thus majority of
simulation runs are cut short and other errors are not reached. This mandated a second test with
status flags changed to follow a standard according to the specifications. Test two yielded variety
of errors which give helpful insight into design errors and dependencies. The results of two sets
of tests, T1 and T2 are collected and graphs plotted to give visual representation and overview of
problem area in DUT design.
The RDG is also equipped with feature to classify error into four categories viz, status flag,
Program counter, Implementation errors and undefined registers.
Status_Flag: These are the errors in which the status flag don’t match the model’s output. These
errors are prevalent as some design constraint in course EEEE621 - Design of Computer
Systems were left at programmer’s discretion, which resulted in variations in status flag
implementation.
Program_counter: A mismatch in values of program counter are reported under this category.
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A wrong branch results in this error, the cause can be wrong memory address calculation
or incorrect return address.
Implementation_Error: When a register value doesn’t match the expected value it is consid-
ered as implementation error. The probability of the instruction’s functionality is very high
if there is mismatch between expected and observed register value. A few cases where the
error may not be implementation related are when a branch is taken to an incorrect location
or a return to an incorrect memory location. But this field give a good start in debugging.
Undefined_reg: This type of error is recorded when a don’t care (’x’) logic value is observed.
The usual cause of this error is uninitialized register value on reset or wrong data size
transactions between registers.
The above classification of errors are a helpful aid in debugging process as a start point. An
Excel spreadsheet file is created to group data, obtained from test-bench, in a table. This excel
file is used to create graphs using Matlab, presented in IV. The table has a dependency field
related to two operands i.e. Ri, Rj. This field helps identify total occurrences on which an
error coincided with a possible register dependency. This being not a perfect number, can give
insight into a possible register dependency not being resolved in the design. Another important
observation presented to user is total occurrence of an instruction versus total number of errors
of that instruction. An example of a test results in tabular form is in table 7.1 which is test T1 in
mode ’a’.
Two set of tests are run for a DUT. Each test set has a subset of four test corresponding to
four test modes as explained in 6.1. So a total of 8 tests are run for a DUT, each test has 1500
iterations with 1000 instructions each. An example of a script to run 1500 test for a DUT in
mode ’a’ is as follows:
1 # ! / b i n / bash
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2 rm . . / r i s c / T e s t _ R e s u l t . t
3 rm . . / r i s c / c p l o g . t
4 rm . . / p l / p e r l . l o g
5 rm l o g . t
6 cp . . / c o n f i g u r a t i o n / c o n f i g u r a t i o n _ 2 _ k x m . t x t . . / c o n f i g u r a t i o n . t x t
7 p e r l . . / t e s t _ g e n / t e s t _ g e n r . p l − l e n 4 # c a l l t o t e s t b e n c h g e n e r a t o r
8 f o r i in { 0 . . 1 4 9 9 . . 1 }
9 do
10 cd . . / p l /
11 p e r l gen _v t . p l −c o n f i g c o n f i g u r a t i o n . t x t −mode a > p e r l . l o g # c a l l t o
i n s t r u c t i o n g e n e r a t o r
12 cd . . / p r o c e s s o r /
13 make
14 cd . . / r i s c
15 . / sim . csh −r −ng −sv −run
16 echo "Test $i"
17
18 done
19 cd . . / p l
20 p e r l e r r o r _ r p t . p l −c o n f i g c o n f i g u r a t i o n . t x t −mode a −num 1500
21 # c a l l t o Rep or t d a t a b a s e g e n e r a t o r
Listing 7.1: bash version
The results are grouped into four categories depending on mode. Each mode has two tests T1
& T2, T1 being results with original DUT design and T2 with status flag modification. Results
for a processor ’kxmRISC621_v’ are presented and discussed in following sections.
7.1 Mode ’a’
In mode ’a’ all the instructions are generated and it gives an overview of errors in the design.
This mode can be used at the start to find the group of instructions with most errors and target
simulation to that group using different simulation mode. This mode is also useful when most of
the errors are cleared and a final sweep can be made to catch errors if any.
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7.1.1 Mode ’a’ - Test T1
As discussed earlier this test is with no corrections to the status flags. From figure 7.1 it is seen
that the status flag error are present for majority of instructions. Errors related to implementation
errors are prevalent as for ’Mul’ & ’Mulc’ as well as ’Div’ & ’Divc’ instructions the design saves
the result in a different way than the standard defined in this work. Other implementation errors
are due to an instruction incorrectly implemented e.g. SHLA implementing left shift incorrectly.
It can be seen that with help of the figure representing errors it is easier to start debugging .
Figure 7.2 shows total occurrence of a particular instruction versus errors for that instruction,
this gives a overview of a test set as debugging an instruction with low total occurrence having
similar number of errors as an instruction which has more occurrence can be prioritized. The
data represented in Figure 7.1 & 7.2 is shown in table 7.1.
7.1.2 Mode ’a’ - Test T2
This is the test after making the status flag correction in the DUT. A comparison can be made
with test T1 while looking at Figures 7.3 & 7.4 that the number of errors except for status flag
error increase. This observation is important because it indicates the differences in the DUT
design and the standard considered in this work.
7.2 Mode ’m’
In this mode only manipulation instructions are generated. Generating manipulation instructions
exclusively helps catch errors faster as they form a major part of the instruction set. Also since
most of these instructions are used in combinations, finding dependencies and eliminating them
decremented the time required to find errors in other type of instructions.
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Figure 7.1: Errors for Test T1 - mode ’a’
7.2 Mode ’m’ 48
Figure 7.2: Total error count for Test T1 - mode ’a’
7.2.1 Mode ’m’ - Test T1
In this test the status flag errors are present, as well as possible implementation errors in instruc-
tions like ’DIVC’, ’RTRC’, ’SHRA’. For test T2 a guess can be made that the status flag error
should almost be zero while only having implementation errors as T2 is carried out after correct-
ing status flag error in design. The classification of errors and density of errors is seen in Figure
7.5 & Figure 7.6 respectively.
7.2.2 Mode ’m’ - Test T2
From Figures 7.7 & 7.8 it can be observed that the status flag errors are zeros except for ’SHRA’
because the implementation is incorrect.
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Figure 7.3: Errors for Test T2 - mode ’a’
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Figure 7.4: Total error count for Test T2 - mode ’a’
7.3 Mode ’mb’
Manipulation and branch instructions are generated and tested in this mode. Errors in branch
instructions may or may not be reflect in the register values for that instruction, for example a
’return’ instruction might pop a wrong value from stack into status flag resulting in status flag
error. Usually these errors can be detected by comparing expected program counter (PC) values
to the observed PC value. Hence an error in PC value is a good indicator for branch instruction
related errors. The Table 7.1 prepared by the RDG has column which list PC errors. Errors
related to PC can be found for manipulation instructions, but this is usually when the previous
instruction being ’CALL’, ’JUMP’ or ’RET’ resulting in wrong branch location. Another good
indicator to spot a incorrect branch is don’t care values, this is categorized under ’Undefined reg’
in the table, found in simulation.
7.3 Mode ’mb’ 51
Figure 7.5: Errors for Test T1 - mode ’m’
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Figure 7.6: Total error count for Test T1 - mode ’m’
7.3.1 Mode ’mb’ - Test T1
As seen in Figure 7.9 & 7.10 , ’CALL’ and ’JUMP’ have quite number of errors when com-
pared to ’RET’. Errors related to ’RET’ in the DUT are less as the instruction correctly popped
the return address but had error in popping status register values. Hence, when the instruction
following the ’CALL’ didn’t use status flag the error was masked.
7.3.2 Mode ’mb’ - Test T2
In this test after correcting status flag in the DUT design, more errors are logged for the branch
instruction than the previous test runs. This can be observed in Figure 7.11 & 7.12.
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Figure 7.7: Errors for Test T2 - mode ’m’
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Figure 7.8: Total error count for Test T2 - mode ’m’
7.4 Mode ’md’
Manipulation and data transfer instructions are generated and tested in this mode. Errors in PC
value suggest that the data transfer instruction calculated the memory address incorrectly. Other
error for data transfer instruction is incorrect register value, whch can be due to incorrect value
store at the address or memory read/write fault.
7.4.1 Mode ’md’ - Test T1
Figures 7.13 & 7.14 indicate a lot of errors related to both manipulation and data transfer instruc-
tion.
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Figure 7.9: Errors for Test T1 - mode ’mb’
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Figure 7.10: Total error count for Test T1 - mode ’mb’
7.4.2 Mode ’md’ - Test T2
After resolving errors related to status flags, Figures 7.15 & 7.16 in test T2 give a clearer picture
that ’STORE’ along with some manipulation instructions (found in mode ’m’) have errors. With
this information debugging can be started for the ’STORE’ instruction by the user.
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Figure 7.11: Errors for Test T2 - mode ’mb’
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Figure 7.12: Total error count for Test T2 - mode ’mb’
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Table 7.1: Tabulation of Errors for test T1 (mode ’a’) in processor kxmRISC621_v
Instructions Total Occ Errors Ri Rj Status Flag PC Undef. Reg. Implementation error
ADD 1892 10 3 1 9 0 0 1
ADDC 1886 25 4 0 25 0 0 0
AND 1880 10 0 0 10 0 0 0
CALL 1087 0 0 0 0 0 0 0
COPY 1898 12 0 0 12 0 0 0
DIV 690 100 12 0 75 0 0 25
DIVC 1917 493 45 0 246 0 0 247
JUMP 1904 0 0 0 0 0 0 0
LOAD 1703 0 0 0 0 0 0 0
MUL 1931 13 0 0 13 0 0 0
MULC 1847 274 49 0 8 0 0 266
NOT 1934 21 4 0 21 0 0 0
OR 1874 12 3 0 12 0 0 0
RET 502 0 0 0 0 0 0 0
ROTL 1945 21 1 0 21 0 0 0
ROTR 1899 17 2 0 16 0 0 1
RTLC 1939 45 8 0 12 0 0 33
RTRC 1883 180 19 0 6 0 0 174
SHLA 2027 88 5 0 59 0 0 29
SHLL 1882 17 2 0 16 0 0 1
SHRA 1899 73 15 0 11 0 0 62
SHRL 1887 14 1 0 14 0 0 0
STORE 1688 0 0 0 0 0 0 0
SUB 1981 17 1 0 17 0 0 0
SUBC 1881 30 4 0 30 0 0 0
SWAP 1954 12 3 0 12 0 0 0
XOR 1884 16 3 0 16 0 0 0
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Figure 7.13: Errors for Test T1 - mode ’md’
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Figure 7.14: Total error count for Test T1 - mode ’md’
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Figure 7.15: Errors for Test T2 - mode ’md’
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Figure 7.16: Total error count for Test T2 - mode ’md’
Chapter 8
Conclusion
In this work a Programmable Random Instruction Generator is developed. The instruction gener-
ator supports 12, 14 bit processor configurations for both Von Neumann and Harvard architecture.
After running tests and looking at the gathered data two of the 8 samples are corrected to not have
errors, this serves as proof of concept and helped development of the test environment. With a
large number of tests run using various modes of instruction generation a very high coverage
can be achieved. With flexible nature of the instruction generator, it can be easily adapted for
higher bit processors e.g. 16 bits, 32 bits. The report database generator is based on instruction
generator, mainly utilizing the file reading and information capture capabilities. Hence, report
database generator also inherits the robustness of the instruction generator. The report and the
graphs obtained after simulation are a powerful tool for debugging the design and architecture.
8.1 Future work
The current design of instruction generator can be further enhanced via following:
1. Option for users to select wider instruction word generation.
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2. Support for floating point instructions.
3. Higher level in ’CALL’ instruction nesting with ’JUMP’ support inside subroutine.
4. Better presentation of result, the result should suggest corrective steps along side errors.
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Table I.1: Manipulation Instructions[1, 2]
Instruction Description Operation Syntax Example Machine
Code for 12
bits
ADD Addition of two
registers








ADDC Addition of a
register and a
constant














I.1 Manipulation Instructions I-2
SUB Subtraction of
two registers
Ri = Ri - Rj SUB <Ri>,
<Rj>;




SUBC Subtraction of a
register and a
constant
























of a register by
a constant














DIV Division of a
register by
another register
Ri = Ri / Rj DIV <Ri>,
<Rj>;
DIV R6, R7; <opcode for
DIV> 110
111
DIVC Division of a
register by a
constant







DIVC R2, 3 <code for
DIVC> 010
011



















SHLL Shift Left Logic
the value of a
register by a
constant












of a register by
a constant








































































































I.1 Manipulation Instructions I-5
SWAP Swap the data
of two registers





















I.2 Data Transfer Instructions I-6
I.2 Data Transfer Instructions
Table I.2: Transfer Instructions[1, 2]


















































































































































































































































[1] Ri represents registers from R3 to R7 for 12-bit processor. For 14-bit processor, from registers
R3 to R15.
[2] Ri represents registers from R3 to R7 for 12-bit processor, registers R3 to R15 for 14-bit
processor.
I.3 Branch Instructions
Table I.3: Branch Instructions[1, 2]
Instruction Description Operation Syntax Example Machine
Code for 12
bits

























































































































































































































































































































































































RET RET <code for
RET> xxx
xxx
I.3 Branch Instructions I-15
[3]if Ri = 0, direct addressing.
if Ri = 1, PC addressing.
if Ri = 2, Stack Pointer addressing.
if Ri greater than 2, register addressing.
[4]JMPU: Two machine codes are present for JMPU, one machine code specific for the in-
struction code, Jump unconditional, and other machine code that represents the destination ad-
dress. Rj must be zero.
Obs:The instruction that Jump unconditional is pointing is at address 0x03F and all bits rela-
tive to CNVZ status (Carry, Negative, Overflow and Zero flags) are zero. According to the value
of Ri, Program Counter value will change.
[5]JMPC: Two machine codes are present for JMPC, one machine code for the instruction
code, Jump if Carry, and other machine code specific for the destination address. The status bits
must be 4’b1000, or 0x8 for 12 and 14-bit processors. For 16-bit processor the status bits must
be 4’b10000 or 0x10 .
Obs:The instruction that Jump if Carry is pointing is at address 0x00F and all bits relative to
CNVZ status is 0x8. According to the value of Ri, Program Counter value will change.
[6]JMPN: Two machine codes are present here, one machine code for the instruction code,
Jump if Negative, and other for the destination address. The status bits must be 4’b0100, or 0x4
for 12 and 14 bits and 4’b01000, or 0x8 for 16 bits.
Obs:The instruction that Jump if Negative is pointing is at address 0x00F and all bits relative
to CNVZ status are 0x4. According to the value of Ri, PC value will change.
I.3 Branch Instructions I-16
[7]JMPV: Two machine codes are present here for this instruction code, one machine code
for the instruction code, Jump if Overflow, and other for the destination address. The status bits
must be 4’b0010, or 0x2 for 12 and 14 bits and 4’b0100, or 0x4 for 16 bits.
Obs:The instruction that Jump if Overflow is pointing is at address 0x00F and all bits relative
to CNVZ status are 0x2. According to the value of Ri, Program Counter value will change.
[8]JMPZ: Two machine codes are present for this instruction, one machine code for the in-
struction code, Jump if Zero, and other for the destination address. The status bits must be
4’b0001, or 0x1 for 12 and 14 bits and 4’b0010, or 0x2 for 16 bits.
Obs:The instruction that Jump if Zero is pointing is at address 0x00F and all bits relative to
CNVZ status are 0x1. According to the value of Ri, Program Counter value will change.
[9]JMPNC: Two machine codes are present for this instruction, one machine code for the
instruction code, Jump if Not Carry, and other for the destination address. The status bits must
be 4’b0111, or 0x7 for 12 and 14-bit processors. For 16-bit processor the status bits must be
5’b01110 or 0xE .
Obs:The instruction that Jump if Carry is pointing is at address 0x00F and all bits relative to
CNVZ status is 0x7. According to the value of Ri, Program Counter value will change.
[10]JMPNN: Two machine codes are present for this instruction, one machine code for the
instruction code, Jump if Not Negative and other for the destination address. The status bits must
be 4’b1011, or 0xB for 12 and 14-bit processors. For 16-bit processor the status bits must be
5’b10110 or 0x16.
Obs:The second instruction represents the offset address for Jump if Not Negative. It is point-
ing is at address 0x00F and all bits relative to CNVZ status are 0xB. According to the value of
I.3 Branch Instructions I-17
Ri, Program Counter value will change.
[11]JMPNV: Two machine codes are present here, one machine code for the instruction code,
Jump if Not Overflow and other for the destination address. The status bits must be 4’b1101, or
0xD for 12 and 14-bit processors. For 16-bit processor the status bits must be 5’b11010 or 0x1A.
Obs:The second instruction represents the offset address for Jump if Not Overflow. It is
pointing is at address 0x00F and all bits relative to CNVZ status are 0xD. According to the value
of Ri, Program Counter value will change.
[12]JMPNZ: Two machine codes are present, one machine code for the instruction code,
Jump if Not Zero and other for the destination address. The status bits must be 4’b1110, or 0xE
for 12 and 14-bit processors. For 16-bit processor the status bits must be 5’b11100 or 0x1C.
Obs:The second instruction represents the offset address for Jump if Not Zero. It is pointing
is at address 0x00F and all bits relative to CNVZ status are 0xE. According to the value of Ri,
PC value will change.
[13]Call: Two machine codes are present, one for the instruction code CALL and one for the
next destination address.





#name of the folder where the processor files are located
name_folder: 2_kxm
#name of the processor in format <filename.ext> with the extension
name: kxmRISC621_v.v








#define the operand sizes for manipulation instructions, LOAD, STORE, COPY
II-2
and SWAP
#for JUMP, CALL and RET, Ri will be defined by:(number of bits) - (4+opcode_size)
operand1_size:0x3
operand2_size:0x3
#operand1_size + operand2_size + opcode_size has to be equal to bits
#data memory address bus size
dm_size:0xA
#Program and Data Memory Size VN in power of 2
memory_size:0x0C
#Value of PC used in calculating effective address: '0' if current instruction's




#Stack growth direction up(i.e.lower to higher address "0") or down (i.e.higher
to lower address "1")
Stack_direction: 1
#Percentage of memory reserved for stack
Stack_size: 2
#opcodes
#instruction mapping: the left hand colum represent user mnemonics and right
hand column are reserved mnemonics (with their explaination) reserved by the
test environment
#NOTE: mapping should occur before mnemonic : opcode definition
start_mapping:
II-3
ADD : ADD ;
SUB : SUB ;
ADDC : ADDC ;
SUBC : SUBC ;
MUL : MUL ;
DIV : DIV ;
MULC : MULC ;
DIVC : DIVC ;
NOT : NOT ;
AND : AND ;
OR : OR ;
XOR : XOR ;
SHLL : SHLL ;
SHRL : SHRL ;
SHLA : SHLA ;
SHRA : SHRA ;
ROTL : ROTL ;
ROTR : ROTR ;
RTLC : RTLC ;
RTRC : RTRC ;
COPY : COPY ;
SWAP : SWAP ;
LOAD : LOAD ;
STORE : STORE ;
JUMP : JUMP ;
II-4
CALL : CALL ;








ADD : 0x02 ;
SUB : 0x03 ;
ADDC : 0x04 ;
SUBC : 0x05 ;
NOT : 0x06 ;
AND : 0x07 ;
OR : 0x08 ;
XOR : 0x09 ;
SHLL : 0x0A ;
SHRL : 0x0B ;
SHLA : 0x0C ;
SHRA : 0x0D ;
ROTL : 0x0E ;
ROTR : 0x0F ;
RTLC : 0x10 ;
RTRC : 0x11 ;
II-5
MUL : 0x12 ;
DIV : 0x13 ;
MULC : 0x14 ;
DIVC : 0x15 ;
COPY : 0x16 ;
SWAP : 0x17 ;
end_manipulation:
start_branch:
JUMP : 0x18 ;
CALL : 0x21 ;
RET : 0x22 ;
end_branch:
#clock cycle at which the first instruction output is obtained
clk_st:5
#name of the files used inside processor in format <filename.ext>






#are you for stalling ld, st, jmp, cal or ret?










III.1 Random Instruction Generator
1 use Ge to p t : : Long ;
2 use s t r i c t ;
3 use w a r n i n g s ;
4 use L i s t : : U t i l 'shuffle' ;
5 ## s f as ZVNC
6 ## d e c l a r a t i o n
7
8 my %u s e r _ i n p u t = @ARGV;
9 my $ c o n f i g = "" ;
10 my $mode = 'a' ;
11 our $num_reg = 0 ; ## number o f r e g i s t e r s
12 our $ b u s _ s i z e = 0 ;
13 our $ a r c h = 0 ; ## 0 = harvard ; 1= Von Neumann
14 our $ o p c o d e _ s i z e = 0 ;
15 our $ o p 1 _ s i z e = 0 ;
16 our $ o p 2 _ s i z e = 0 ;
17 my $memory_size = 0 ;
18 #my $temp_1 = " " ; ## temporary t o s t o r e $1
19 my $temp_2 = "" ;
20 our %mnemonics ; ## hash t o s t o r e mnemonics w i t h opcodes
21 our %d a t a _ t r a n s f e r ;
22 our %br an ch ;
23 our %manip ;
24 my $ l i n e = 0 ;
25 my $ s e c _ f l a g = "" ;
26 my $c ou n t = 0 ; ## h o l d s t o t a l number o f i n s t r u c t i o n s
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27 my $ i n s t r u c t i o n _ n o ;
28 my $ i n s t r u c t i o n ;
29 my $ b l o c k _ i n d i c a t o r = 0 ;
30 my $ f i l e _ l i n e = 0 ;
31 my $number ='' ;
32 our $ s p _ d i r e c t ;
33 # gen
34 my $ s k i p p e r ;
35 my $ n o _ i n s t = 1000 ; ## d e f a u l t number o f i n s t r u c t i o n s t o be g e n e r a t e d
36 my $ w r i t e _ h a n d l e ;
37 my $ o u t f i l e = "memory.t" ;
38 my $op1 = 0 ;
39 my $op2 = 0 ;
40 my $ f l a g = 1 0 ;
41 my $ o t h _ f l a g = 0 ;
42 my $ d a t a _ f l a g = 0 ;
43 my $ b r a n c h _ f l a g = 0 ;
44 my $ s e l e c t i o n = "" ;
45 my @type = ( "data_transfer" , "manipulation" , "branch" ) ;
46 my $ t e m p _ i n s t ; my $temp_op1 ; my $temp_op2 ;
47 my $ l e n g t h ; my $padd ing ;
48 my @keys ;
49 our $SP_top ;
50 my $ a d d r e s s _ o f f ;
51 my $IW1_flag = 0 ;
52 my $ s h i z e = 0 ;
53 my $ r e p e a t = 0 ;
54 my @ l d s t j ;
55 my @jmp_loc ;
56 my $f low ;
57 my $ c o n d i t i o n ;
58 my $jump ;
59 my @keys_jmp ;
60 our $dm_mask ;
61 my @ i n t e r n a l _ s t a c k ;
62 my $ r o u t i n e _ t o p ;
63 my $ c a l l ; ## k e e p s c o u n t o f CALL i n p r o g r e s s
64 my $ r o u t i n e _ s t a r t ; my $ r o u t i n e _ e n d ;
65 my $ d y n a m i c _ n o _ i n s t ;
66 my @ c r i t e r i a ;
67 # mem_s i z ing
68 our $ s t a c k _ p e r ; ## p e r c e n t a g e o f o v e r a l l memory
69 my $ s t a c k _ s i z e ; ## A c t u a l memory l o c a t i o n s
70 our $mem_implemented ;
71 our $custom_mem = 0 ; ## Flag t o i n d i c a t e cus tom Program memory ( or bo th i f VN
)
72 our $custom_datamem = 0 ; ## Flag t o i n d i c a t e cus tom da ta memory
73 our $datamem_implemented ;
74 my $data_memory ;
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75 my $mem_IO = 1 ; ## ' 1 ' = memory mapped IOs
76 my $ r e s e r v e d _ s p a c e ;
77 my $num_IO = 1 6 ; ## number o f memory mapped IOs
78 my $ f i x e d _ d a t a _ s p a c e = 100 ; ## Fixed da ta memory space o n l y i n Von Neumann
79 my $usable_mem ; ## A v a i l a b l e program memory space
80 my $ r o u t i n e _ s p a c e = 4 0 ; ## space r e s e r v e d f o r sub−r o u t i n e s
81 my $ f i x e d _ j m p ; ## h e l p s t o d e t e r m i n e jump d i s t a n c e
82 # w r i t e o u t
83 our $SP ;
84 my $IW ;
85 my $IW1 ;
86 my @reg ; ## t h i s mimics t h e r e g i s t e r s
87 my @pm; ## t h i s mimics program memory
88 my @dm; ## t h i s mimics da ta memory −− i n t e r n a l
89 my @pm_out ; ## Program memory t o be w r i t t e n o u t
90 my @dm_out ; ## Data memory t o be w r i t t e n o u t
91 my @sf ; ## t h i s mimics s t a t u s f l a g
92 my @op_reg ; ## A l l r e g i s t e r da ta i s s t o r e i n t h i s a r r a y . T h i s i s o b s o l e t e
now i n @reg_array
93 my @inst ;
94 my @operand1 ;
95 my @operand2 ;
96 my @sta tus_op ; ## Array t o s t o r e a l l s t a t u s o u t p u t s
97 # c a l c u l a t i o n
98 my @bin ;
99 my @temp_array ;
100 my $ c a l c _ c o u n t ;
101 my $ t e m p _ f l a g ;
102 my $ t w o s _ t e s t ;
103 my $twos_comp ;
104 my $ t w o s _ s i z e ;
105 my $neg_check ;
106 my $ o p e r a n d 1 _ r e g ;
107 my $ o p e r a n d 2 _ r e g ;
108 # o p t i o n s
109 our $now = 0 ; ## ' 1 ' f o r PC r e l a t i v e , c o n s i d e r i n g t h e c u r r e n t o p e r a t i o n as
r e f r e n c e , ' 0 ' c o n s i d e r i n g n e x t o p e r a t i o n as r e f e r e n c e
110 my $debug_hand le ;
111 my $bug1 ; my $bug2 ;
112 my %jmp_cond = ( "ju" , '0000' , "jc" , '1000' , "jneg" , '0100' , "jov" , '0010' , "
jz" , '0001' , "jnc" , '0111' , "jpos" , '1011' , "jnov" , '1101' , "jnz" , '1110'
) ; ## jump c o n d i t i o n s
113 my $debug_hand le1 ;
114 my $ c o u n t e r _ c a l l ; ## my $ i n s t _ c o u n t = 0;
115 my $ c o n s t a n t 1 ;
116 my $ i n s t _ s e q u e n c e ;
117 my @reg_ar ray ; my @ f l a g _ a r r a y ; my $ s f _ f l a g ;
118 my $bck_jmp ; my @bck_array ;
119 my @srno_ar ray ; my $s r_ no ;
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120
121 r e q u i r e "extract.pl" ;
122
123 i f ($ARGV[ 0 ] =~ /− h e l p / )
124 {
125 &h e l p ;
126 }
127 G e t O p t i o n s ( 'config=s' => \ $ c o n f i g , 'num=i' => \ $number , 'mode=s' => \ $mode )
;
128 p r i n t "Hello\nWorking....\n" ;
129 i f ( $number ne "" ) { $ n o _ i n s t = $number ; p r i n t "NUMBER $number\n" ; }
130 i f ( $mode eq "" ) { $mode = 'a' ; }
131 e l s e { $mode = $mode ; }
132
133 i f ( $ c o n f i g eq "" )
134 {
135 d i e "Configuration file not specified , going to exit\n" ;
136 }
137 e l s e
138 {
139 $ c o n f i g = $ u s e r _ i n p u t {− c o n f i g } ;
140 p r i n t "$config \n" ;
141 open (my $ r e a d _ h a n d l e , "<" , "../$config" ) | | d i e "died trying....
couldn't open file:'$config'" ;
142 srand ( ) ;
143 whi le (my $ i n p u t = < $ r e a d _ h a n d l e >)
144 {
145 ++${ f i l e _ l i n e } ;
146 chomp ( $ i n p u t ) ;
147 i f ( $ i n p u t =~ / ^ \ s *# . * / ) { n e x t ; } ## s k i p p i n g comments
148 e l s i f ( $ i n p u t =~ / ^ \ s *$ / ) { next ; } ## s k i p p i n g b l a n k
l i n e s
149 e l s i f ( $ i n p u t =~ / ^ \ s * ( \w*) \ s * : \ s * ( \w*) \ s * ; * . * / )
150 {
151 $ f l a g = &e x t r a c t ( $1 , $2 , $ f l a g ) ;
152 }
153 e l s e { d i e "Invalid statement at $line\n" ; }
154 }
155 p r i n t "NO of registers: $num_reg\n" ;
156 i f ( ${ c o u n t } > 0) { d i e "No. of instruction mapped > no. of
instruction definitions by: $count \n" ; }
157 $ c a l l = 0 ;
158 &memory_set ; ## f u n c t i o n t o l i m i t segment memory i n t o a l l o c a t e d space
159 & f i l l e r ; ## F i l l s program memory space w i t h 0 ' s and o t h e r s w i t h
i n v a l i d da ta i . e . F ' s
160 $ t w o s _ t e s t = '1' . ( 0 x ( ${ b u s _ s i z e }−1) ) ;
161 p r i n t "Twos Test: $twos_test\n" ;
162 $ t w o s _ t e s t = o c t ( "0b$twos_test" ) ;
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163 $dm_mask = ( ( $custom_datamem == 0)&&($ a r c h == 1) ) ? $ t w o s _ t e s t :
$dm_mask ;
164 $co un t = 0 ; ## prep c o u n t t o r e p r e s e n t a d d r e s s i n w r i t e back
165 $ c o u n t e r _ c a l l = 0 ;
166 &gen ;
167 &w r i t e _ o u t ;
168 &r e g _ o u t ;
169 }
170
171 ## ' memory_set ' f u n c t i o n c h e c k s and a l l o c a t e s memory space f o r program , data
, s r a c k and I /O
172 ## a l s o warns i f d e s i r e d number o f i n t r c u t i o n s e x ce e d t h e number p o s s i b l e
173 sub memory_set
174 {
175 $memory_size = 2** $ b u s _ s i z e ;
176 $ c o n s t a n t 1 = $memory_size ;
177 i f ( $custom_mem == 1) { $memory_size = $mem_implemented ; } ## i f memory
i m p l e m e t e d i s s m a l l e r than l a r g e s t p o s s i b l e
178 p r i n t "memory size: $memory_size\n" ;
179 $data_memory = $memory_size ;
180 i f ( $custom_datamem == 1) { $data_memory = $datamem_implemented } ## i f
da ta memory i s s m a l l e r than l a r g e s t p o s s i b l e
181 $temp_op1 = ( $ a r c h == 1) ? ( $ s t a c k _ p e r * $memory_size ) : ( $ s t a c k _ p e r
* $data_memory ) ;
182 $ c a l c _ c o u n t = $temp_op1 % 100 ;
183 $temp_op1 = $temp_op1 − $ c a l c _ c o u n t ;
184 $ s t a c k _ s i z e = $temp_op1 / 100 ;
185 i f ( $ c a l c _ c o u n t != 0) { $ s t a c k _ s i z e = $ s t a c k _ s i z e + 1 ; }
186 i f ( ( $ s t a c k _ s i z e %2) != 0) { $ s t a c k _ s i z e = $ s t a c k _ s i z e + 1 ; }
187 p r i n t "Stack size: $stack_size\n" ;
188 $ r e s e r v e d _ s p a c e = 0 ;
189 i f ( ( $mem_IO == 1) && ( $ a r c h == 1) ) {
190 $ r e s e r v e d _ s p a c e = $num_IO ;
191 }
192 i f ( $ a r c h == 1) {
193 $ r e s e r v e d _ s p a c e = $ r e s e r v e d _ s p a c e + $ f i x e d _ d a t a _ s p a c e +
$ s t a c k _ s i z e ;
194 }
195 $ r e s e r v e d _ s p a c e = $ r e s e r v e d _ s p a c e + $ r o u t i n e _ s p a c e + 2 ;
196 $usable_mem = $memory_size − $ r e s e r v e d _ s p a c e ;
197 $ r o u t i n e _ t o p = ( $ a r c h == 1) ? ( $usable_mem + $ f i x e d _ d a t a _ s p a c e +2) :
( $usable_mem + 2) ;
198 $ r o u t i n e _ s t a r t = $ r o u t i n e _ t o p ;
199 i f ( $ n o _ i n s t > $usable_mem ) {
200 p r i n t "Warning: Number of instructions ($no_inst) greater
than available program memory size($usable_mem).\n" ;
201 $ n o _ i n s t = ( $usable_mem −1) ;
202 p r i n t "\t Only $no_inst number of instructions will be
created.\n" ;
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203 }
204 $ d y n a m i c _ n o _ i n s t = $ n o _ i n s t ;
205 p r i n t "Available program memory size($usable_mem).\n" ;
206 }
207 ##−−−−−−− memory_set ends −−
208
209 ##−−−−−−− f i l l e r −−−−−−−−−−−
210 ## ' f i l l e r ' f u n c t i o n f i l l s program memory space w i t h 0 ' s
211 ## A l l o t h e r memory space ( i n c l u d i n g da ta memory ) f i l l e d w i t h 1 ' s i . e . F ' s
212 sub f i l l e r
213 {
214 $ s f [ 0 ] = 0 ; $ s f [ 1 ] = 0 ;
215 $ s f [ 2 ] = 0 ; $ s f [ 3 ] = 0 ;
216 $ s f _ f l a g = 0 ;
217 $bck_jmp = 0 ;
218 $ b c k _ a r r a y [ 0 ] = 0 ;
219 $ b c k _ a r r a y [ 5 ] = 0 ;
220 $s r _n o = 0 ;
221 $ c r i t e r i a [ 0 ] = 0 ;
222 $ c r i t e r i a [ 1 ] = 0 ;
223 $ r o u t i n e _ e n d = $ r o u t i n e _ s t a r t ;
224 foreach my $ i ( 0 . . $num_reg ) {
225 $reg [ $ i ] = 0 ; }
226 $padd ing = (0 x ${ b u s _ s i z e } ) ;
227 $padd ing = s p r i n t f ( "%X" , o c t ( "0b$padding" ) ) ;
228 $ c a l c _ c o u n t = (1 x ${ b u s _ s i z e } ) ;
229 $ c a l c _ c o u n t = s p r i n t f ( "%X" , o c t ( "0b$calc_count" ) ) ;
230 foreach my $ i ( 0 . . ( $memory_size −1) ) {
231 $pm [ $ i ] = 'k' ;
232 $pm_out [ $ i ] = 'k' ;
233 $ s t a t u s _ o p [ $ i ] = 'k' ;
234 $jmp_loc [ $ i ] = 'k' ;
235 $ i n s t [ $ i ] = 'j' ;
236 $operand1 [ $ i ] = 'j' ;
237 $operand2 [ $ i ] = 'j' ;
238 }
239 i f ( $ a r c h == 0) {
240 f o r my $ i ( 0 . . ( $data_memory −1) ) {
241 $dm [ $ i ] = 'k' ;
242 $dm_out [ $ i ] = 'k' ; }
243 }
244 foreach my $ i ( 0 . . ( ( $num_reg * $memory_size ) −1) ) {
245 $op_reg [ $ i ] = 'k' ;
246 $ r e g _ a r r a y [ $ i ] = 'k' ;
247 }
248 foreach my $ i ( 0 . . $ n o _ i n s t ) {
249 $ f l a g _ a r r a y [ $ i ] = 'k' ;
250 $ l d s t j [ $ i ] = 'k' ;
251 }
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252 }
253 ##−−− F i l l e r Ends −−−−−−−−−
254
255 ##−−−−−−− w r i t e _ o u t −−−−−−−
256 ## w r i t e s t h e i n s t r u c t i o n s and da ta memory t o f i l e s
257 sub w r i t e _ o u t {
258 p r i n t "WRITE_OUT $dynamic_no_inst\n" ;
259 $padd ing = (1 x $ b u s _ s i z e ) ;
260 $padd ing = o c t ( "0b$padding" ) ;
261 $padd ing = s p r i n t f ( "%X" , $padd ing ) ;
262 foreach my $ i ( 0 . . ( $memory_size −1) ) {
263 $ c a l c _ c o u n t = s p r i n t f ( "%X" , ${ i } ) ;
264 i f ( $ i < $ d y n a m i c _ n o _ i n s t ) {
265 $bug1 = s p r i n t f ( "%X" , $pm_out [ $ i ] ) ;
266 p r i n t $ w r i t e _ h a n d l e "\@${calc_count}\t$bug1 // $inst[$i]
$operand1[$i] $operand2[$i]\n" ;
267 }
268 e l s i f ( $ i <= $ d y n a m i c _ n o _ i n s t ) {
269 p r i n t $ w r i t e _ h a n d l e "\@${calc_count}\t$padding\n" ;
270 }
271 e l s i f ( $ i <= ( $ d y n a m i c _ n o _ i n s t +1) ) {
272 p r i n t $ w r i t e _ h a n d l e "\@${calc_count}\t$padding\n" ;
273 }
274 e l s e {
275 i f ( $pm_out [ $ i ] eq 'k' ) {
276 p r i n t $ w r i t e _ h a n d l e "\@${calc_count}\
t$padding\n" ;
277 }
278 e l s e {
279 $bug1 = s p r i n t f ( "%X" , $pm_out [ $ i ] ) ;
280 p r i n t $ w r i t e _ h a n d l e "\@${calc_count}\t$bug1




283 i f ( $ a r c h == 0) {
284 open ( $ w r i t e _ h a n d l e , ">" , "../data_memory.t" ) | | d i e "died
trying... couldn't open file 'data_memory.t'" ;
285 foreach my $ i ( 0 . . ( $data_memory −1) ) {
286 $ c a l c _ c o u n t = s p r i n t f ( "%X" , ${ i } ) ;
287 i f ( $dm_out [ $ i ] eq 'k' ) {
288 p r i n t $ w r i t e _ h a n d l e "\@${calc_count}\
t$padding\n" ;
289 }
290 e l s e {
291 $ o p e r a n d 1 _ r e g = s p r i n t f ( "%X" , $dm_out [ $ i ] ) ;
292 p r i n t $ w r i t e _ h a n d l e "\@${calc_count}\
t$operand1_reg\n" ;
293 }
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294 }
295 }
296 open ( $ w r i t e _ h a n d l e , ">" , "reg.t" ) | | d i e "died trying... couldn't
open file 'reg.t'" ;
297 foreach my $ i ( 0 . . ( ( $num_reg * $ n o _ i n s t ) −1) ) {
298 $ c a l c _ c o u n t = s p r i n t f ( "%X" , ${ i } ) ;
299 p r i n t $ w r i t e _ h a n d l e "\@${calc_count}\t$reg_array[$i]\n" ;
300 }
301 }
302 ##−−−−−−− w r i t e _ o u t Ends −−
303
304 ##−−−−−−− r e g _ o u t −−−−−−−−−
305 ## w r i t e s r e g i s t e r v a l u e s t o f i l e s
306 sub r e g _ o u t
307 {
308 my $km ;
309 my $ones ;
310 my $ o u t p u t ;
311 $ones = (1 x ( $ b u s _ s i z e ) ) ;
312 $ones = o c t ( "0b$ones" ) ;
313 $ones = s p r i n t f ( "%X" , $ones ) ;
314 foreach my $ i (0 . . ( $num_reg − 1) ) {
315 $ o u t f i l e = 'R' . $ i . ".t" ;
316 $km = 0 ;
317 $ o u t p u t = 0 ;
318 open ( $ w r i t e _ h a n d l e , ">" , $ o u t f i l e ) | | d i e "died trying...
couldn't open file '$outfile'" ;
319 foreach my $ j ( ( $ i * $ n o _ i n s t ) . . ( ( $ i * $ n o _ i n s t ) +( $ n o _ i n s t −1) )
) {
320 $ c a l c _ c o u n t = s p r i n t f ( "%X" , ${km} ) ;
321 i f ( $km < ( $ n o _ i n s t − $ b c k _ a r r a y [ 5 ] ) ) {
322 i f ( ( $km == 0) && ( $ r e g _ a r r a y [ $ j ] eq 'k' ) ) {
323 $ o u t p u t = s p r i n t f ( "%05X" , 0 ) ; }
324 e l s i f ( $ r e g _ a r r a y [ $ j ] eq 'k' ) {
325 $ o u t p u t = $ o u t p u t ; }
326 e l s e { $ o u t p u t = $ r e g _ a r r a y [ $ j ] ;
327 $ o u t p u t = s p r i n t f ( "%05X" , $ o u t p u t
) ; }
328 p r i n t $ w r i t e _ h a n d l e "\@${calc_count}\





333 $ o u t f i l e = "SR.t" ;
334 open ( $ w r i t e _ h a n d l e , ">" , $ o u t f i l e ) | | d i e "died trying... couldn't
open file '$outfile'" ;
335 foreach my $ i (0 . . ( $ n o _ i n s t − 1) ) {
336 $ c a l c _ c o u n t = s p r i n t f ( "%X" , ${ i } ) ;
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337 i f ( ( $ i == 0)&&( $ f l a g _ a r r a y [ $ i ] eq 'k' ) ) {
338 $ o u t p u t = 0 ;
339 $temp_op1 = $ s r n o _ a r r a y [ $ i ] ; }
340 e l s i f ( $ f l a g _ a r r a y [ $ i ] eq 'k' ) {
341 $ o u t p u t = $ o u t p u t ;
342 $temp_op1 = "" ; }
343 e l s e { $ o u t p u t = $ f l a g _ a r r a y [ $ i ] ;
344 $temp_op1 = $ s r n o _ a r r a y [ $ i ] ; }
345 p r i n t $ w r i t e _ h a n d l e "\@${calc_count}\t$output // $temp_op1
\n" ;
346 }
347 $ o u t f i l e = "PC.t" ;
348 open ( $ w r i t e _ h a n d l e , ">" , $ o u t f i l e ) | | d i e "died trying... couldn't
open file '$outfile'" ;
349 foreach my $ i (0 . . ( $ n o _ i n s t − 1) ) {
350 $ c a l c _ c o u n t = s p r i n t f ( "%X" , ${ i } ) ;
351 i f ( $ i < ( $ n o _ i n s t − $ b c k _ a r r a y [ 5 ] ) ) {





356 ##−−−−−−− r e g _ o u t Ends −−
357
358 ##−−−−−−− gen −−−−−−−−−−−
359 ## g e n e r a t e s t h e r e q u i r e d number o f i n s t r u c t i o n s
360 sub gen
361 {
362 $ s k i p p e r = 0 ; $jump = 0 ; $f low = 0 ;
363 open ( $debug_handle , ">" , "debug.txt" ) | | d i e "died trying... couldn'
t open file 'debug.txt'" ;
364 open ( $debug_handle1 , ">" , "debug1.txt" ) | | d i e "died trying...
couldn't open file 'debug1.txt'" ; ### t e s t
365 open ( $ w r i t e _ h a n d l e , ">" , "../$outfile" ) | | d i e "died trying...
couldn't open file '$outfile'" ;
366 p r i n t "Instructions beign generated: $no_inst\n" ;
367 @keys = keys %mnemonics ;
368 @keys_jmp = keys %jmp_cond ;
369 my $ i n s t _ c o u n t = 0 ;
370 $ i n s t r u c t i o n = 0 ;
371 my @temp_keys ; ### jmp
372 @temp_keys = keys %manip ; ### jmp
373 whi le ( $ i n s t _ c o u n t <= ( $ n o _ i n s t − 1) ) {
374 ## p r i n t " \ n " ;
375 $ i n s t _ c o u n t = ( ( $ i n s t r u c t i o n eq "RET" )&& ( ( $mode =~ / b / ) | | (
$mode =~ / a / ) ) ) ? ++ $ i n s t _ c o u n t : $ i n s t _ c o u n t ;
376 $ s e l e c t i o n = s h u f f l e @keys ;
377 $ i n s t r u c t i o n = $mnemonics { $ s e l e c t i o n } ;
378 i f ( $bck_jmp > 0) {
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379 #++$ c o u n t e r ;
380 i f ( $c ou n t == ( $ b c k _ a r r a y [ 2 ] ) ) {
381 $ i n s t r u c t i o n = $mnemonics {JUMP} ;
382 ++$bck_jmp ;
383 }
384 e l s i f ( $c ou n t == ( $ b c k _ a r r a y [ 3 ] − 2) ) {
385 $ i n s t r u c t i o n = $mnemonics {JUMP} ;
386 ++$bck_jmp ;
387 }
388 e l s e {
389 whi le ( ( $ s e l e c t i o n eq "JUMP" ) | | ( $ s e l e c t i o n eq
"RET" ) ) {## t o b l o c k jumps i n b e t w e e n jump−
back pack
390 $ s e l e c t i o n = s h u f f l e @keys ;
391 }
392 $ i n s t r u c t i o n = $mnemonics { $ s e l e c t i o n } ;
393 }
394 }
395 i f ( ( $bck_jmp == 0)&&($jump == 1) &&(( $ jmp_loc [ $c ou n t ] eq 'k' )
| | ( $ jmp_loc [ $c ou n t ] eq 't' ) ) ) { # t o s k i p jump i f jump
l o c a t i o n has no i n s t r u c t i o n opcode
396 $ i n s t r u c t i o n = s h u f f l e @temp_keys ;
397 $ i n s t r u c t i o n _ n o = $manip { $ i n s t r u c t i o n } ;
398 $op1 = i n t ( rand ( $num_reg −1) ) ;
399 $op2 = i n t ( rand ( $num_reg −1) ) ;
400 &iw1_gen ;
401 ++ $ i n s t _ c o u n t ;
402 }
403 e l s e {
404 $jump = 0 ;
405 i f ( $manip { $ i n s t r u c t i o n } && ( ( $mode =~ /m/ ) | | ( $mode
=~ / a / ) ) ) { #&& ( $mode =~ )
406 &m a n i p u l a t i o n _ g e n ;
407 whi le ( $ r e p e a t == 1) {
408 @bin = keys %manip ;
409 $ i n s t r u c t i o n = s h u f f l e @bin ;
410 &m a n i p u l a t i o n _ g e n ;
411 }
412 }
413 e l s i f ( $ d a t a _ t r a n s f e r { $ i n s t r u c t i o n } && ( ( $mode =~ / d
/ ) | | ( $mode =~ / a / ) ) ) {
414 i f ( $ i n s t _ c o u n t <= ( $ n o _ i n s t − 2) ) {
415 &d a t a _ t r a n s f e r ;
416 }
417 e l s e { $ s k i p p e r = 1 ; }
418 i f ( $ s k i p p e r != 1) { ++ $ i n s t _ c o u n t ; }
419 }
420 e l s i f ( $b ranch { $ i n s t r u c t i o n } && ( ( $mode =~ / b / ) | | (
$mode =~ / a / ) ) ) {
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421 i f ( ( $ c a l l != 0 ) && ( $ i n s t r u c t i o n eq "JUMP" )
) {
422 $ s k i p p e r = 1 ;
423 }
424 e l s i f ( $ i n s t r u c t i o n ne "RET" ) {
425 &b ra nc h ;
426 }
427 e l s e {
428 $ i n s t r u c t i o n = "\0" ;
429 $ s k i p p e r = 1 ;
430 }
431 i f ( $ s k i p p e r != 1) { ++ $ i n s t _ c o u n t ; }
432 }
433 e l s e { $ s k i p p e r = 1 ; }
434 i f ( $ s k i p p e r == 1) { $ s k i p p e r = 0 ; }




439 ##−−−−−−− gen Ends −−−−−−−−−
440
441 ##−−−−−−− branch −−−−−−−−−−−
442 ## f u n c t i o n t o g e n e r a t e branch i n s t r u c t i o n s
443 sub b ra nc h {
444 my $hex1 ; my $hex2 ; my $hex3 ;
445 $ i n s t r u c t i o n _ n o = $branch { $ i n s t r u c t i o n } ;
446 $op1 = i n t ( rand ( $num_reg −1) ) ;
447 i f ( $ b u s _ s i z e == 12) {
448 $op1 = i n t ( rand ( $op1_s i ze −1) ) ; ## i n 12 b i t s Ri s i z e
= 2 i n branch i n s t r u c t i o n s
449 }
450 $op2 = i n t ( rand ( $num_reg −1) ) ;
451 $ c a l c _ c o u n t = s p r i n t f ( "%X" , $ cou n t ) ;
452 p r i n t $debug_hand le "\@${calc_count} $instruction \t" ;
453 i f ( $ i n s t r u c t i o n eq "JUMP" ) {
454 $IW1_flag = 1 ;
455 whi le ( $op1 == 2) { $op1 = i n t ( rand ( $num_reg −1) ) ; }
456 $ c a l c _ c o u n t = 'jok' ;
457 i f ( ( $op1 > 2) && ( $reg [ $op1 ] > ( $memory_size − 1) ) ) {
458 $ c a l c _ c o u n t = 0 ;
459 f o r my $ i ( 3 . . ( $num_reg −1) ) {
460 i f ( $ r eg [ $op1 ] < ( $memory_size − 1) ) {
461 $op1 = $ i ; $ c a l c _ c o u n t = '
jok' ; }
462 }
463 i f ( $ b u s _ s i z e == 12) { $ c a l c _ c o u n t = 0 ; }
464 }
465 i f ( $ c a l c _ c o u n t ne 'jok' ) {
466 $op1 = i n t ( rand ( 1 ) ) ;
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467 }
468 ##<−− Jump l e n g t h c a l c −−>##
469 $ f i x e d _ j m p = ( $ d y n a m i c _ n o _ i n s t < 40) ? 3 : (
$ d y n a m i c _ n o _ i n s t < 60) ? 4 : ( $ d y n a m i c _ n o _ i n s t <
500) ? (5 + i n t ( rand ( 6 ) ) ) : ( $ d y n a m i c _ n o _ i n s t <
1000) ? (5 + i n t ( rand ( 1 1 ) ) ) : (10 + i n t ( rand ( 1 1 ) )
) ;
470 i f ( $op1 == 0) {
471 $ a d d r e s s _ o f f = $c ou n t + $ f i x e d _ j m p + 2 ; ##
+2 because have t o a c c o u n t f o r iw1 &1w2
o f jmp
472 i f ( $bck_jmp == 2) {
473 p r i n t $debug_hand le1 "count: $count
,, bck_jmp: $bck_jmp\n" ;
474 $ a d d r e s s _ o f f = $ b c k _ a r r a y [ 4 ] ;
475 $ f i x e d _ j m p = $ b c k _ a r r a y [ 4 ] − $c ou n t ;
## r e v e r s e f o r n e g a t i v e jmp
l e n g t h




478 e l s i f ( $bck_jmp == 3) {
479 p r i n t $debug_hand le1 "count: $count
,, bck_jmp: $bck_jmp\n" ;
480 $ a d d r e s s _ o f f = $ b c k _ a r r a y [ 3 ] ;
481 $ f i x e d _ j m p = $ b c k _ a r r a y [ 3 ] − $c ou n t ;




484 $bug1 = $ a d d r e s s _ o f f ;
485 }
486 e l s i f ( $op1 == 1) {
487 $ a d d r e s s _ o f f = $ f i x e d _ j m p ;
488 $bug1 = $c ou n t + $ a d d r e s s _ o f f ;
489 i f ( $now == 0) { $bug1 = $bug1 + 2 ; }
490 i f ( $bck_jmp == 2) {
491 $ c a l c _ c o u n t = ( $now == 1) ? $c ou n t :
( $c ou n t + 2) ;
492 $ a d d r e s s _ o f f = $ b c k _ a r r a y [ 4 ] ;
493 $ o p e r a n d 1 _ r e g = $ c a l c _ c o u n t −
$ a d d r e s s _ o f f ;
494 $ a d d r e s s _ o f f = $memory_size −
$ o p e r a n d 1 _ r e g ;
495 $bug1 = $ b c k _ a r r a y [ 4 ] ;
496 $ f i x e d _ j m p = $ b c k _ a r r a y [ 4 ] −
$ c a l c _ c o u n t ; ## r e v e r s e f o r
n e g a t i v e jmp l e n g t h
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497 p r i n t $debug_hand le1 "count: $count
,, bck_jmp: $bck_jmp\n" ;




500 e l s i f ( $bck_jmp == 3) {
501 $ c a l c _ c o u n t = ( $now == 1) ? $c ou n t :
( $c ou n t + 2) ;
502 $ a d d r e s s _ o f f = $ b c k _ a r r a y [ 3 ] −
$ c a l c _ c o u n t ;
503 $ f i x e d _ j m p = $ a d d r e s s _ o f f ;
504 $bug1 = $ b c k _ a r r a y [ 3 ] ;
505 p r i n t $debug_hand le1 "count: $count
,, bck_jmp: $bck_jmp\n" ;





509 e l s e {
510 $ a d d r e s s _ o f f = $c ou n t + $ f i x e d _ j m p ;
511 i f ( $bck_jmp == 2) {
512 $ a d d r e s s _ o f f = $ b c k _ a r r a y [ 4 ] ;
513 $ f i x e d _ j m p = $ b c k _ a r r a y [ 4 ] − $c ou n t ;
## r e v e r s e f o r n e g a t i v e jmp
l e n g t h
514 p r i n t $debug_hand le1 "count: $count
,, bck_jmp: $bck_jmp\n" ;




517 e l s i f ( $bck_jmp == 3) {
518 $ a d d r e s s _ o f f = $ b c k _ a r r a y [ 3 ] ;
519 $ f i x e d _ j m p = $ b c k _ a r r a y [ 3 ] − $c ou n t ;
520 p r i n t $debug_hand le1 "count: $count
,, bck_jmp: $bck_jmp\n" ;




523 $bug1 = $ a d d r e s s _ o f f ;
524 i f ( $ a d d r e s s _ o f f < $ reg [ $op1 ] ) { ## a d d r e s s
o f f s e t by c a l c r o l l −over
525 $ o p e r a n d 1 _ r e g = $reg [ $op1 ] −
$ a d d r e s s _ o f f ;
526 $ a d d r e s s _ o f f = $memory_size −
$ o p e r a n d 1 _ r e g ;
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527 }
528 e l s e { $ a d d r e s s _ o f f = $ a d d r e s s _ o f f − $ reg [
$op1 ] ; }
529 i f ( $bck_jmp > 0) { p r i n t $debug_hand le1 "
after calc address_off: $address_off ,," ;
}
530 }
531 i f ( $bug1 > ( $ d y n a m i c _ n o _ i n s t − 1) ) {
532 $ s k i p p e r = 1 ;
533 $IW1_flag = 0 ; $f low = 0 ;
534 }
535 e l s e {
536 p r i n t $debug_hand le " operands: $op1 & $op2\
n\tJmp length(d): $fixed_jmp ,, " ; ##
h e l p s t o d e t e r m i n e jump d i s t a n c e
537 $hex1 = s p r i n t f ( "%X" , $bug1 ) ; $hex2 = s p r i n t f
( "%X" , $ a d d r e s s _ o f f ) ;
538 p r i n t $debug_hand le "Final add: $hex1 ,,
Address off: $hex2\t" ;
539 &jump_dec ide ;
540 i f ( $bck_jmp > 0) {
541 whi le ( $jump == 0) { &jump_dec ide ; }
542 }
543 $f low = 1 ;
544
545 i f ( ( $ n o _ i n s t > 60)&&($jump == 1)&&( $ c a l l ==
0)&&($bck_jmp == 0)&&($ co un t >= ( (
$ b c k _ a r r a y [ 0 ] ) *1000) ) ) {
546 ++$bck_jmp ;
547 $ c r i t e r i a [ 0 ] = $ c r i t e r i a [ 0 ] + 1 ; ##
Check i f backward jump has
occured
548 $ b c k _ a r r a y [ 0 ] = $ b c k _ a r r a y [ 0 ] + 1 ;
549 $ b c k _ a r r a y [ 1 ] = $bug1 ;
550 $hex3 = s p r i n t f ( "%X" , $ b c k _ a r r a y [ 1 ] ) ;
551 p r i n t $debug_hand le1 "bck_array[1]:
$hex3 ,, " ;
552 $ b c k _ a r r a y [ 2 ] = $bug1 − 2 ;
553 $hex3 = s p r i n t f ( "%X" , $ b c k _ a r r a y [ 2 ] ) ;
554 p r i n t $debug_hand le1 "count: $count
., bck_array[2]: $hex3 ,, " ;
555 $ f i x e d _ j m p = 6 + i n t ( rand ( 4 ) ) ;
556 $ c a l c _ c o u n t = $bug1 + $ f i x e d _ j m p ;
557 $ b c k _ a r r a y [ 3 ] = $ c a l c _ c o u n t ;
558 $hex3 = s p r i n t f ( "%X" , $ b c k _ a r r a y [ 3 ] ) ;
559 p r i n t $debug_hand le1 "bck_array[3]:
$hex3 ,, " ;
560 $ c a l c _ c o u n t = $c ou n t + 2 ;
561 $ b c k _ a r r a y [ 4 ] = $ c a l c _ c o u n t ;
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562 $hex3 = s p r i n t f ( "%X" , $ b c k _ a r r a y [ 4 ] ) ;
563 p r i n t $debug_hand le1 "bck_array[4]:
$hex3\n\n" ;
564 }
565 e l s e {
566 $jmp_loc [ $bug1 ] = ( $jump == 1) ?
$bug1 : 't' ; ## t o check i f s t o r e




570 } ## i f f o r JMP
571 i f ( $ i n s t r u c t i o n eq "CALL" ) {
572 whi le ( $op1 == 2) { $op1 = i n t ( rand ( $num_reg −1) ) ; }
573 $ c a l c _ c o u n t = 'cok' ;
574 i f ( ( $op1 > 2) && ( $reg [ $op1 ] > ( $memory_size − 1) ) ) {
575 $ c a l c _ c o u n t = 0 ;
576 f o r my $ i ( 3 . . ( $num_reg −1) ) {
577 i f ( $ r eg [ $op1 ] < ( $memory_size − 1) ) {
578 $op1 = $ i ; $ c a l c _ c o u n t = '
cok' ; }
579 }
580 i f ( $ b u s _ s i z e == 12) { $ c a l c _ c o u n t = 0 ; }
581 }
582 i f ( $ c a l c _ c o u n t ne 'cok' ) {
583 $op1 = i n t ( rand ( 1 ) ) ;
584 }
585 $ f i x e d _ j m p = ( $ c a l l > 0 ) ? (4 + i n t ( rand ( 2 ) ) ) : (7 +
i n t ( rand ( 3 ) ) ) ;
586 $ a d d r e s s _ o f f = $ f i x e d _ j m p + $ r o u t i n e _ s t a r t ;
587 $ c a l c _ c o u n t = $ r o u t i n e _ t o p + $ r o u t i n e _ s p a c e −1; ##
c a l c u l a t i n g end o f r o u t i n e space
588 i f ( ( $ c o u n t e r _ c a l l + 1 + $ f i x e d _ j m p ) > ( $ n o _ i n s t − 2)
) {
589 $ s k i p p e r = 1 ; ## s k i p p i n g when r o u t i n e
e x c e e d s t o t a l i n s t r u c t i o n c o u n t
590 }
591 i f ( $c ou n t > ( $ r o u t i n e _ e n d − 3) ) {
592 $ s k i p p e r = 1 ; ## s k i p p i n g when c a l l can no t be
accommodated i n s i d e r o u t i n e
593 }
594 i f ( $ a d d r e s s _ o f f > ( $ r o u t i n e _ t o p + $ r o u t i n e _ s p a c e −1)
) {
595 $ c a l c _ c o u n t = $ r o u t i n e _ t o p + $ r o u t i n e _ s p a c e
−1;
596 $ s k i p p e r = 1 ; # s k i p p i n g when r u n n i n g o u t o f
r o u t i n e space
597 }
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598 i f ( ( $bck_jmp > 0) &&(( $co un t > ( $ b c k _ a r r a y [3] −4) ) | | (
$c ou n t > ( $ b c k _ a r r a y [1] −4) ) ) ) {
599 $ s k i p p e r = 1 ; ## s k i p p i n g CALL don ' t f i t i n
space be tween jumps
600 }
601 i f ( ${ s p _ d i r e c t } == 1) { $ c a l c _ c o u n t = $SP_top −
$ s t a c k _ s i z e + 2 ; }
602 e l s e { $ c a l c _ c o u n t = $SP_top + $ s t a c k _ s i z e − 2 ; }
603 i f ( ( $SP − $ c a l c _ c o u n t ) < 0) { ### t h s i w i l l become (
$ c a l c _ c o u n t − $SP )< 0 i f s t a c k growing upwards
604 $ s k i p p e r = 1 ; # s k i p p i n g when r u n n i n g o u t o f
s t a c k space
605 }
606 $ s k i p p e r = ( $ c a l l == 3) ? 1 : $ s k i p p e r ; ## l i m i t i n g
n e s t e d c a l l t o 3 l e v e l s
607 i f ( $ s k i p p e r != 1) {
608 p r i n t $debug_hand le "opearand: $op1\n" ;
609 $hex1 = s p r i n t f ( "%X" , $ r o u t i n e _ s t a r t ) ;
610 $ c o u n t e r _ c a l l = $ c o u n t e r _ c a l l + 2 +
$ f i x e d _ j m p ;
611 $ d y n a m i c _ n o _ i n s t = $ d y n a m i c _ n o _ i n s t −
$ f i x e d _ j m p ; ## To have a c c u r a t e end o f
program ###14321
612 $ c a l l = $ c a l l + 1 ;
613 i f ( $ c a l l > 1 ) {
614 ++ $ c o u n t e r _ c a l l ; ## a c c o u n t i n g f o r
o f f s e t o f n e s t e d c a l l
615 $ c r i t e r i a [ 1 ] = $ c r i t e r i a [ 1 ] + 1 ; ##
Check i f n e s t e d c a l l has occured
616 }
617 i f ( $op1 == 0) {
618 $ a d d r e s s _ o f f = $ r o u t i n e _ s t a r t ;
619 }
620 e l s i f ( $op1 == 1) {
621 $ c a l c _ c o u n t = ( $now == 1) ? $c ou n t :
( $c ou n t + 2) ;
622 i f ( $ c a l c _ c o u n t >= $ r o u t i n e _ s t a r t ) {
p r i n t $debug_hand le1 "Error in
CALL address this\n" ; }
623 $ a d d r e s s _ o f f = $ r o u t i n e _ s t a r t −
$ c a l c _ c o u n t ;
624 }
625 e l s e {
626 i f ( $ r o u t i n e _ s t a r t < $ reg [ $op1 ] ) {
627 $ o p e r a n d 1 _ r e g = $reg [ $op1 ] −
$ r o u t i n e _ s t a r t ;
628 $ a d d r e s s _ o f f = $memory_size −
$ o p e r a n d 1 _ r e g ;
629 }
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630 e l s e { $ a d d r e s s _ o f f = $ r o u t i n e _ s t a r t
− $ reg [ $op1 ] ; }
631 }
632 $hex3 = s p r i n t f ( "%X" , $ a d d r e s s _ o f f ) ;
633 $ c a l c _ c o u n t = $c ou n t + 2 ;
634 $hex2 = s p r i n t f ( "%X" , $ c a l c _ c o u n t ) ; ##PC i n
hex
635 push @ i n t e r n a l _ s t a c k , $ c a l c _ c o u n t ;
636 $ c a l c _ c o u n t = j o i n ( '' , @sf ) ;
637 push @ i n t e r n a l _ s t a c k , $ c a l c _ c o u n t ; ## s t o r e d
PC and S t a t u s f l a g s
638 p r i n t $debug_hand le "\t Stored, PC: $hex2 ,,
Status flag(ZVNC): @sf ,, " ;
639 $ c a l c _ c o u n t = s h u f f l e @keys_jmp ;
640 $ c o n d i t i o n = $jmp_cond { $ c a l c _ c o u n t } ;
641 $f low = 1 ;
642 $IW1_flag = 1 ;
643 &iw1_gen ;
644 $c oun t = $ r o u t i n e _ s t a r t ; ## p o i n t i n g t o t h e
s t a r t o f r o u t i n e
645 $ r o u t i n e _ s t a r t = $ f i x e d _ j m p + $ r o u t i n e _ s t a r t
;
646 $ r o u t i n e _ e n d = $ r o u t i n e _ s t a r t − 1 ;
647 push @ i n t e r n a l _ s t a c k , $ r o u t i n e _ e n d ;
648 $ c a l c _ c o u n t = s p r i n t f ( "%X" , $ r o u t i n e _ e n d ) ;
649 $SP = ${ s p _ d i r e c t } ? ( ${SP} − 2) : ( ${SP} + 2)
;
650 $hex2 = s p r i n t f ( "%X" , $SP ) ;
651 p r i n t $debug_hand le "SP: $hex2\n" ;
652 $hex2 = s p r i n t f ( "%X" , $ r o u t i n e _ e n d ) ;
653 p r i n t $debug_hand le "\t Call to: $hex1 ,,
routine length(d): $fixed_jmp ,, End of
routine: $hex2 ,, Offset: $hex3" ;
654 }
655 }## end i f f o r CALL
656 p r i n t $debug_hand le "\n\n" ;
657 }
658 ##−−−−−−− branch Ends −−−−−−−−−
659
660 ##−−−−−−− j ump_dec ide −−−−−−−−−
661 ## c a l c u l a t e s whea ther jump i s t a k e n depend ing on t h e c o n d i t i o n
662 sub j ump_dec ide
663 {
664 $jump = 0 ;
665 $ c a l c _ c o u n t = s h u f f l e @keys_jmp ;
666 $ i n s t r u c t i o n = $ c a l c _ c o u n t ;
667 $ c o n d i t i o n = $jmp_cond { $ c a l c _ c o u n t } ;
668 p r i n t $debug_hand le "Status flag(ZVNC) @sf ,, JMP type:
$calc_count" ;
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669 i f ( $ c a l c _ c o u n t eq "ju" ) {
670 $jump = 1 ;
671 }
672 e l s i f ( $ c a l c _ c o u n t eq "jc" ) {
673 i f ( $ s f [ 3 ] == 1) { $jump = 1 ; }
674 }
675 e l s i f ( $ c a l c _ c o u n t eq "jneg" ) {
676 i f ( $ s f [ 2 ] == 1) { $jump = 1 ; }
677 }
678 e l s i f ( $ c a l c _ c o u n t eq "jov" ) {
679 i f ( $ s f [ 1 ] == 1) { $jump = 1 ; }
680 }
681 e l s i f ( $ c a l c _ c o u n t eq "jz" ) {
682 i f ( $ s f [ 0 ] == 1) { $jump = 1 ; }
683 }
684 e l s i f ( $ c a l c _ c o u n t eq "jnc" ) {
685 i f ( $ s f [ 3 ] == 0) { $jump = 1 ; }
686 }
687 e l s i f ( $ c a l c _ c o u n t eq "jpos" ) {
688 i f ( $ s f [ 2 ] == 0) { $jump = 1 ; }
689 }
690 e l s i f ( $ c a l c _ c o u n t eq "jnov" ) {
691 i f ( $ s f [ 1 ] == 0) { $jump = 1 ; }
692 }
693 e l s i f ( $ c a l c _ c o u n t eq "jnz" ) {
694 i f ( $ s f [ 0 ] == 0) { $jump = 1 ; }
695 }
696 e l s e {
697 $jump = 0 ;
698 p r i n t "ERROR: Wrong jump conditon detected\n" ;
699 }
700 $ c a l c _ c o u n t = ( $jump == 1) ? "Taken" : "Not taken" ;
701 p r i n t $debug_hand le " $calc_count" ;
702 }
703 ##−−−−−−− j ump_dec ide Ends −−−−−−−−
704
705 ##−−−−−−− d a t a _ t r a n s f e r −−−−−−−−−−−
706 # f u n c t i o n t o g e n e r a t e d a t a _ t r a n s f e r i n s t r u c t i o n s
707 sub d a t a _ t r a n s f e r {
708 my $hex1 ; my $hex2 ; my $hex3 ;
709 $ i n s t r u c t i o n _ n o = $ d a t a _ t r a n s f e r { $ i n s t r u c t i o n } ;
710 $ c a l c _ c o u n t = s p r i n t f ( "%X" , $ cou n t ) ;
711 p r i n t $debug_hand le "\@${calc_count}\t$instruction " ;
712 i f ( $ c a l l !=0 ) {
713 whi le ( $op1 == 2) { $op1 = i n t ( rand ( $num_reg − 1) ) ;
} ## comment o u t t h i s l i n e t o g e n e r a t e a l l
a d d r e s s i n g modes , mode 2 b l o c k e d
714 }
715 $op2 = i n t ( rand ( $num_reg −1) ) ;
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716 i f ( ( $ c a l l > 0 )&&($co un t > ( $ r o u t i n e _ e n d − 2) ) ) {
717 $ s k i p p e r = 1 ; ## s k i p p i n g when LOAD & STORE ca nno t be
accommodated i n s i d e r o u t i n e
718 }
719 i f ( ( $bck_jmp > 0) &&(( $co un t > ( $ b c k _ a r r a y [3] −4) ) | | ( $co un t >
( $ b c k _ a r r a y [1] −4) ) ) ) {
720 $ s k i p p e r = 1 ; ## s k i p p i n g when LOAD & STORE don ' t f i t
i n space be tween jumps
721 }
722 i f ( $ s k i p p e r != 1) {
723 i f ( $ i n s t r u c t i o n eq "LOAD" ) {
724 $IW1_flag = 1 ;
725 i f ( $op1 > 2) {
726 $op1 = 0 ;
727 whi le ( $op1 < 3) { $op1 = i n t ( rand ( ${
num_reg }−1) ) ; } # t o g e n e r a t e reg >= 3
728 i f ( $ a r c h == 1) {
729 i f ( $ r eg [ $op1 ] > ( $usable_mem
+ $ f i x e d _ d a t a _ s p a c e − 1)
) {
730 f o r my $ i ( 3 . . (
$num_reg −1) ) {




$ f i x e d _ d a t a _ s p a c e
− 1) )
732 { $op1 = $ i ;
$ c a l c _ c o u n t
= 'ok' ; }
733 }
734 }
735 e l s e {
736 $ c a l c _ c o u n t = 'ok' ;
}
737 }
738 e l s e {
739 i f ( $ r eg [ $op1 ] > (
$data_memory − 1) ) {
740 f o r my $ i ( 3 . . (
$num_reg −1) ) {




742 { $op1 = $ i ;
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$ c a l c _ c o u n t
= 'ok' ; }
743 }
744 }
745 e l s e {
746 $ c a l c _ c o u n t = 'ok' ;
}
747 }
748 i f ( $ c a l c _ c o u n t ne 'ok' ) {
749 $op1 = i n t ( rand ( 1 ) ) ; ##
R e s t r i c t e d t o d i r e c t or
pc−r e l a t i v e
750 }
751 }
752 i f ( $ s p _ d i r e c t == 1) { $ c a l c _ c o u n t =
$SP_top − $ s t a c k _ s i z e ; }
753 e l s e { $ c a l c _ c o u n t = $SP_top + $ s t a c k _ s i z e ;
}
754 i f ( ( $SP == $SP_top )&&($op1 == 2) ) { $op1 =
i n t ( rand ( 1 ) ) ; }
755 p r i n t $debug_hand le "opearnds: $op1 & $op2\t
" ;
756 i f ( $op1 == 0) { ## d i r e c t a d d r e s s i n g
757 p r i n t $debug_hand le "Direct addressing\t" ;
758 i f ( $ a r c h == 1) {
759 $ a d d r e s s _ o f f = 0 ;
760 whi le ( $ a d d r e s s _ o f f <= (
$ n o _ i n s t + 1 ) ) {
$ a d d r e s s _ o f f = i n t ( rand ( $
{ usable_mem }+${
f i x e d _ d a t a _ s p a c e } ) ) ; } ##
load a d d r e s s r e s t r i c t e d
t o a d d r e s s a f t e r
i n s t r u c t i o n s
761 i f ( $pm [ $ a d d r e s s _ o f f ] eq 'k' )
{
762 $pm [ $ a d d r e s s _ o f f ] =
i n t ( rand ( ( 2 * * ${
b u s _ s i z e } ) −1) ) ;
763 $pm_out [ $ a d d r e s s _ o f f
] = $pm [
$ a d d r e s s _ o f f ] ;
764 }
765 $ reg [ $op2 ] = $pm [
$ a d d r e s s _ o f f ] ; ## load
o p e r a t i o n
766 }
767 e l s e {
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768 $ a d d r e s s _ o f f = i n t ( rand (
$data_memory −1 −
$ s t a c k _ s i z e − $num_IO ) ) ;
769 i f ( $dm [ $ a d d r e s s _ o f f ] eq 'k' )
{
770 $dm [ $ a d d r e s s _ o f f ] =
i n t ( rand ( ( 2 * * ${
b u s _ s i z e } ) −1) ) ;
771 $dm_out [ $ a d d r e s s _ o f f
] = $dm [
$ a d d r e s s _ o f f ] ;
772 }
773 $ reg [ $op2 ] = $dm [
$ a d d r e s s _ o f f ] ;
774 }
775 $hex1 = s p r i n t f ( "%X" , $ a d d r e s s _ o f f ) ;
$hex2 = s p r i n t f ( "%X" , $ r eg [ $op2
] ) ;
776 p r i n t $debug_hand le "Address: $hex1
,, Value: $hex2" ;
777 }
778 e l s i f ( $op1 == 1) { ## PC−r e l a t i v e
779 p r i n t $debug_hand le "PC-relative\t" ;
780 i f ( $ a r c h == 1) {
781 $ a d d r e s s _ o f f = 0 ;
782 whi le ( $ a d d r e s s _ o f f <= (
$ n o _ i n s t + 1 ) ) {
$ a d d r e s s _ o f f = i n t ( rand ( $
{ usable_mem }+${
f i x e d _ d a t a _ s p a c e } ) ) ; }
783 i f ( $pm [ $ a d d r e s s _ o f f ] eq 'k' )
{
784 $pm [ $ a d d r e s s _ o f f ] =
i n t ( rand ( ( 2 * * ${
b u s _ s i z e } ) −1) ) ;
785 $pm_out [ $ a d d r e s s _ o f f
] = $pm [
$ a d d r e s s _ o f f ] ;
786 }
787 $ reg [ $op2 ] = $pm [
$ a d d r e s s _ o f f ] ; ## load
o p e r a t i o n
788 }
789 e l s e {
790 $ a d d r e s s _ o f f = i n t ( rand (
$data_memory −1 −
$ s t a c k _ s i z e − $num_IO ) ) ;
791 i f ( $dm [ $ a d d r e s s _ o f f ] eq 'k' )
{
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792 $dm [ $ a d d r e s s _ o f f ] =
i n t ( rand ( ( 2 * * ${
b u s _ s i z e } ) −1) ) ;
793 $dm_out [ $ a d d r e s s _ o f f
] = $dm [
$ a d d r e s s _ o f f ] ;
794 }
795 $ reg [ $op2 ] = $dm [
$ a d d r e s s _ o f f ] ;
796 }
797 $hex1 = s p r i n t f ( "%X" , $ a d d r e s s _ o f f ) ;
$hex2 = s p r i n t f ( "%X" , $ r eg [ $op2
] ) ;
798 p r i n t $debug_hand le "Address(orig):
$hex1 ,, Value: $hex2\t" ;
799 i f ( $now == 1) { $ c a l c _ c o u n t = $ cou n t
; }
800 e l s e { $ c a l c _ c o u n t = ( ${ c o u n t } + 2) ; }
801 i f ( $ a d d r e s s _ o f f < $ c a l c _ c o u n t ) { ##
a d d r e s s o f f s e t by c a l c r o l l −over
802 $ o p e r a n d 1 _ r e g = $ c a l c _ c o u n t
− $ a d d r e s s _ o f f ;
803 $ a d d r e s s _ o f f = $ c o n s t a n t 1 −
$ o p e r a n d 1 _ r e g ;
804 }
805 e l s e { $ a d d r e s s _ o f f = $ a d d r e s s _ o f f −
$ c a l c _ c o u n t ; }
806 $hex1 = s p r i n t f ( "%X" , $ c a l c _ c o u n t ) ;
$hex2 = s p r i n t f ( "%X" ,
$ a d d r e s s _ o f f ) ;
807 p r i n t $debug_hand le "PC: $hex1\
tOffset: $hex2" ;
808 }
809 e l s i f ( $op1 == 2) { ## SP
810 p r i n t $debug_hand le "Stack Addressing\t" ;
811 $ a d d r e s s _ o f f = 0 ;
812 $SP = ( $SP == $SP_top ) ? $SP : ( ${
s p _ d i r e c t }? ( ${SP} + 1) : ( ${SP} −
1) ) ;
813 $ c a l c _ c o u n t = ( $ a r c h == 0) ? ( $SP &
$dm_mask ) : $SP ;
814 i f ( $ a r c h == 1) {
815 i f ( $pm [ $ c a l c _ c o u n t ] eq 'k' ) {
816 $pm [ $ c a l c _ c o u n t ] =
0 ;
817 $pm_out [ $ c a l c _ c o u n t ]
= $pm [
$ c a l c _ c o u n t ] ;
818 }
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819 $ reg [ $op2 ] = $pm [ $ c a l c _ c o u n t
] ; ## load o p e r a t i o n
820 $hex1 = s p r i n t f ( "%X" , $SP ) ;
$hex2 = s p r i n t f ( "%X" ,
$ c a l c _ c o u n t ) ; $hex3 =
s p r i n t f ( "%X" , $ r eg [ $op2 ] )
;
821 p r i n t $debug_hand le "
St_pointer: $hex1 ,, pm[
$hex2]: $hex3" ;
822 }
823 e l s e {
824 i f ( $dm [ $ c a l c _ c o u n t ] eq 'k' ) {
825 $dm [ $ c a l c _ c o u n t ] =
0 ;
826 $dm_out [ $ c a l c _ c o u n t ]
= $dm [
$ c a l c _ c o u n t ] ;
827 }
828 $ reg [ $op2 ] = $dm [ $ c a l c _ c o u n t
] ; ## load o p e r a t i o n
829 $hex1 = s p r i n t f ( "%X" , $SP ) ;
$hex2 = s p r i n t f ( "%X" ,
$ c a l c _ c o u n t ) ; $hex3 =
s p r i n t f ( "%X" , $ r eg [ $op2 ] )
;
830 p r i n t $debug_hand le "




833 e l s e {
834 p r i n t $debug_hand le "Register Addressing\t
" ;
835 i f ( $ a r c h == 1) {
836 i f ( $ r eg [ $op1 ] <= ( $ n o _ i n s t
+1) ) {
837 $ a d d r e s s _ o f f =
$ n o _ i n s t + 3 ;
838 whi le ( $ a d d r e s s _ o f f
<= ( ( $ n o _ i n s t +
1 )−$ reg [ $op1 ] ) ) {
$ a d d r e s s _ o f f =
i n t ( rand ( ( ${
usable_mem }+${
f i x e d _ d a t a _ s p a c e
} )−$ reg [ $op1 ] ) ) ; }
839 }
840 e l s e {
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841 $ a d d r e s s _ o f f = i n t (
rand ( ( ${
usable_mem }+${
f i x e d _ d a t a _ s p a c e
} )−$ reg [ $op1 ] ) ) ;
842 }
843 $ c a l c _ c o u n t = $ reg [ $op1 ] +
$ a d d r e s s _ o f f ;
844 i f ( $pm [ $ c a l c _ c o u n t ] eq 'k' ) {
845 $pm [ $ c a l c _ c o u n t ] =
i n t ( rand ( ( 2 * * ${
b u s _ s i z e } ) −1) ) ;
846 $pm_out [ $ c a l c _ c o u n t ]
= $pm [
$ c a l c _ c o u n t ] ;
847 }
848 $ reg [ $op2 ] = $pm [ $ c a l c _ c o u n t
] ;
849 $hex1 = s p r i n t f ( "%X" ,
$ c a l c _ c o u n t ) ; $hex2 =
s p r i n t f ( "%X" ,
$ a d d r e s s _ o f f ) ; $hex3 =
s p r i n t f ( "%X" , $ r eg [ $op2 ] )
;
850 p r i n t $debug_hand le "Address
: $hex1 ,, Offset: $hex2
,, Value: $hex3" ;
851 }
852 e l s e {
853 $ a d d r e s s _ o f f = i n t ( rand (
$data_memory − 1 −
$ s t a c k _ s i z e − $num_IO ) ) ;
854 i f ( $dm [ $ a d d r e s s _ o f f ] eq 'k' )
{
855 $dm [ $ a d d r e s s _ o f f ] =
i n t ( rand ( ( 2 * * ${
b u s _ s i z e } ) −1) ) ;
856 $dm_out [ $ a d d r e s s _ o f f
] = $dm [
$ a d d r e s s _ o f f ] ;
857 }
858 $ o p e r a n d 2 _ r e g = $ a d d r e s s _ o f f
;
859 i f ( $ a d d r e s s _ o f f < $ reg [ $op1
] ) {
860 $ o p e r a n d 1 _ r e g = $reg
[ $op1 ] −
$ a d d r e s s _ o f f ;
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861 $ a d d r e s s _ o f f =
$data_memory −
$ o p e r a n d 1 _ r e g ;
862 }
863 e l s e { $ a d d r e s s _ o f f =
$ a d d r e s s _ o f f − $ reg [ $op1
] ; }
864 $ reg [ $op2 ] = $dm [
$ o p e r a n d 2 _ r e g ] ;
865 $hex1 = s p r i n t f ( "%X" ,
$ o p e r a n d 2 _ r e g ) ; $hex2 =
s p r i n t f ( "%X" ,
$ a d d r e s s _ o f f ) ; $hex3 =
s p r i n t f ( "%X" , $ r eg [ $op2 ] )
;
866 p r i n t $debug_hand le "Address
: $hex1 ,, Offset: $hex2
,, Value: $hex3" ;
867 }
868 }
869 p r i n t $debug_hand le "\n\n" ;
870 $ l d s t j [ $c oun t ] = $c ou n t ; ## S t o r i n g load l o c a t i o n t o
be used by jump
871 $op_reg [ ( $op2 * $memory_size ) +( $c oun t +1) ] = $ reg [ $op2
] ; ### <−−− s t o r i n g t h e v a l u e i n reg f i l e
872 $ o p e r a n d 1 _ r e g = ( $op2 * $ n o _ i n s t ) +( $c ou n t +1) ;
873 }
874 e l s i f ( $ i n s t r u c t i o n eq "STORE" ) {
875 $IW1_flag = 1 ;
876 i f ( $op1 > 2) {
877 $op1 = 0 ;
878 whi le ( $op1 < 3) { $op1 = i n t ( rand ( ${
num_reg }−1) ) ; }
879 i f ( $ a r c h == 1) {
880 i f ( $ r eg [ $op1 ] > ( $usable_mem
+ $ f i x e d _ d a t a _ s p a c e − 1)
) {
881 f o r my $ i ( 3 . . (
$num_reg −1) ) {




$ f i x e d _ d a t a _ s p a c e
− 1) )
883 { $op1 = $ i ;
$ c a l c _ c o u n t
= 'ok' ; }
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884 }
885 }
886 e l s e {
887 $ c a l c _ c o u n t = 'ok' ;
}
888 }
889 e l s e {
890 i f ( $ r eg [ $op1 ] > (
$data_memory − 1) ) {
891 f o r my $ i ( 3 . . (
$num_reg −1) ) {




893 { $op1 = $ i ;
$ c a l c _ c o u n t
= 'ok' ; }
894 }
895 }
896 e l s e {
897 $ c a l c _ c o u n t = 'ok' ;
}
898 }
899 i f ( $ c a l c _ c o u n t ne 'ok' ) {
900 $op1 = i n t ( rand ( 1 ) ) ; ##
R e s t r i c t e d t o d i r e c t or
pc−r e l a t i v e
901 }
902 }
903 i f ( ${ s p _ d i r e c t } == 1) { $ c a l c _ c o u n t =
$SP_top − $ s t a c k _ s i z e + 1 ; }
904 e l s e { $ c a l c _ c o u n t = $SP_top + $ s t a c k _ s i z e −
1 ; }
905 i f ( ( ( $SP − $ c a l c _ c o u n t ) < 0)&&($op1 == 2) ) {
$op1 = i n t ( rand ( 1 ) ) ; }
906 i f ( $op1 == 0) { ## d i r e c t a d d r e s s i n g
907 p r i n t $debug_hand le "Direct addressing\t" ;
908 i f ( $ a r c h == 1) {
909 $ a d d r e s s _ o f f = 0 ;
910 whi le ( $ a d d r e s s _ o f f <= ( ${
n o _ i n s t }+1) ) {
$ a d d r e s s _ o f f = i n t ( rand ( $
{ usable_mem }+${
f i x e d _ d a t a _ s p a c e } ) ) ; } ##
load a d d r e s s r e s t r i c t e d
t o a d d r e s s a f t e r
i n s t r u c t i o n s
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911 $pm [ $ a d d r e s s _ o f f ] = $ reg [
$op2 ] ; ## s t o r e o p e r a t i o n
912 $hex1 = s p r i n t f ( "%X" ,
$ a d d r e s s _ o f f ) ; $hex2 =
s p r i n t f ( "%X" , $pm [
$ a d d r e s s _ o f f ] ) ;
913 p r i n t $debug_hand le "Address
: $hex1 ,, store Value:
$hex2 in \$pm[$hex1] " ;
914 }
915 e l s e {
916 $ a d d r e s s _ o f f = i n t ( rand (
$data_memory −1 −
$ s t a c k _ s i z e − $num_IO ) ) ;
917 $dm [ $ a d d r e s s _ o f f ] = $ reg [
$op2 ] ;
918 $hex1 = s p r i n t f ( "%X" ,
$ a d d r e s s _ o f f ) ; $hex2 =
s p r i n t f ( "%X" , $dm [
$ a d d r e s s _ o f f ] ) ;
919 p r i n t $debug_hand le "Address
: $hex1 ,, store Value:
$hex2 in \$dm[$hex1] " ;
920 }
921 }
922 e l s i f ( $op1 == 1) { ## PC−r e l a t i v e
923 ## p r i n t "PC−r e l a t i v e \ n " ;
924 p r i n t $debug_hand le "PC-relative\t" ;
925 i f ( $ a r c h == 1) {
926 $ a d d r e s s _ o f f = 0 ;
927 whi le ( $ a d d r e s s _ o f f <= (
$ n o _ i n s t + 1 ) ) {
$ a d d r e s s _ o f f = i n t ( rand ( $
{ usable_mem }+${
f i x e d _ d a t a _ s p a c e } ) ) ; }
928 $pm [ $ a d d r e s s _ o f f ] = $ reg [
$op2 ] ;
929 $hex1 = s p r i n t f ( "%X" ,
$ a d d r e s s _ o f f ) ; $hex2 =
s p r i n t f ( "%X" , $pm [
$ a d d r e s s _ o f f ] ) ;
930 p r i n t $debug_hand le "Address
(orig): $hex1 ,, store
Value: $hex2 in \$pm[
$hex1] " ;
931 }
932 e l s e {
933 $ a d d r e s s _ o f f = i n t ( rand (
$data_memory −1 −
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$ s t a c k _ s i z e − $num_IO ) ) ;
934 $dm [ $ a d d r e s s _ o f f ] = $ reg [
$op2 ] ;
935 $hex1 = s p r i n t f ( "%X" ,
$ a d d r e s s _ o f f ) ; $hex2 =
s p r i n t f ( "%X" , $ r eg [ $op2 ] )
;
936 p r i n t $debug_hand le "Address
(orig): $hex1 ,, store
Value: $hex2 in \$dm[
$hex1] " ;
937 }
938 i f ( $now == 1) { $ c a l c _ c o u n t = $ cou n t
; }
939 e l s e { $ c a l c _ c o u n t = ( ${ c o u n t } + 2) ; }
940 i f ( $ a d d r e s s _ o f f < $ c a l c _ c o u n t ) { ##
making i t r o l l ove r − c a l c
941 $ o p e r a n d 1 _ r e g = $ c a l c _ c o u n t
− $ a d d r e s s _ o f f ;
942 $ a d d r e s s _ o f f = $ c o n s t a n t 1 −
$ o p e r a n d 1 _ r e g ;
943 }
944 e l s e { $ a d d r e s s _ o f f = $ a d d r e s s _ o f f −
$ c a l c _ c o u n t ; }
945 $hex1 = s p r i n t f ( "%X" , $ c a l c _ c o u n t ) ;
$hex2 = s p r i n t f ( "%X" ,
$ a d d r e s s _ o f f ) ;
946 p r i n t $debug_hand le "PC: $hex1\
tOffset: $hex2" ;
947 }
948 e l s i f ( $op1 == 2) { ## SP
949 p r i n t $debug_hand le "Stack
Addressing\t" ;
950 $ a d d r e s s _ o f f = 0 ;
951 p r i n t "$SP\n" ;
952 $ c a l c _ c o u n t = ( $ a r c h == 0) ? ( $SP &
$dm_mask ) : $SP ;
953 i f ( $ a r c h == 1) {
954 $pm [ $ c a l c _ c o u n t ] = $ reg [ $op2
] ; ## s t o r e o p e r a t i o n
955 $hex1 = s p r i n t f ( "%X" , $SP ) ;
$hex2 = s p r i n t f ( "%X" ,
$ c a l c _ c o u n t ) ; $hex3 =
s p r i n t f ( "%X" , $ r eg [ $op2 ] )
;
956 p r i n t $debug_hand le "
St_pointer: $hex1 ,, pm[
$hex2]: $hex3" ;
957 }
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958 e l s e {
959 $dm [ $ c a l c _ c o u n t ] = $ reg [ $op2
] ; ## s t o r e o p e r a t i o n
960 $hex1 = s p r i n t f ( "%X" , $SP ) ;
$hex2 = s p r i n t f ( "%X" ,
$ c a l c _ c o u n t ) ; $hex3 =
s p r i n t f ( "%X" , $ r eg [ $op2 ] )
;
961 p r i n t $debug_hand le "
St_pointer: $hex1 ,, dm[
$hex2]: $hex3" ;
962 }
963 $SP = ${ s p _ d i r e c t } ? ( ${SP} − 1) : ( ${
SP} + 1) ;
964 }
965 e l s e {
966 p r i n t $debug_hand le "Register
Addressing\t" ;
967 i f ( $ a r c h == 1) {
968 i f ( $ r eg [ $op1 ] <= ( $ n o _ i n s t +
1 ) ) {
969 $ a d d r e s s _ o f f = ${
n o _ i n s t }+3 ;
970 whi le ( $ a d d r e s s _ o f f
<= ( ( $ n o _ i n s t +
1 )−$ reg [ $op1 ] ) ) {
$ a d d r e s s _ o f f =
i n t ( rand ( ( ${
usable_mem }+${
f i x e d _ d a t a _ s p a c e
} )−$ reg [ $op1 ] ) ) ; }
971 }
972 e l s e {
973 $ a d d r e s s _ o f f = i n t (
rand ( ( ${
usable_mem }+${
f i x e d _ d a t a _ s p a c e
} )−$ reg [ $op1 ] ) ) ;
974 }
975 $ c a l c _ c o u n t = $ reg [ $op1 ] +
$ a d d r e s s _ o f f ;
976 $pm [ $ c a l c _ c o u n t ] = $ reg [ $op2
] ;
977 $hex1 = s p r i n t f ( "%X" ,
$ c a l c _ c o u n t ) ; $hex2 =
s p r i n t f ( "%X" ,
$ a d d r e s s _ o f f ) ; $hex3 =
s p r i n t f ( "%X" , $ r eg [ $op2 ] )
;
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978 p r i n t $debug_hand le "Address
: $hex1 ,, Offset: $hex2
,, Value: $hex3" ;
979 }
980 e l s e {
981 $ a d d r e s s _ o f f = i n t ( rand (
$data_memory − 1 −
$ s t a c k _ s i z e − $num_IO ) ) ;
982 $dm [ $ a d d r e s s _ o f f ] = $ reg [
$op2 ] ;
983 $hex1 = s p r i n t f ( "%X" ,
$ a d d r e s s _ o f f ) ;
984 ###
985 i f ( $ a d d r e s s _ o f f < $ reg [ $op1
] ) {
986 $ o p e r a n d 1 _ r e g = $reg
[ $op1 ] −
$ a d d r e s s _ o f f ;
987 $ a d d r e s s _ o f f =
$data_memory −
$ o p e r a n d 1 _ r e g ;
988 }
989 e l s e { $ a d d r e s s _ o f f =
$ a d d r e s s _ o f f − $ reg [ $op1
] ; }
990 ###
991 $hex2 = s p r i n t f ( "%X" ,
$ a d d r e s s _ o f f ) ; $hex3 =
s p r i n t f ( "%X" , $ r eg [ $op2 ] )
;
992 p r i n t $debug_hand le "Address
: $hex1 ,, Offset: $hex2
,, Value: $hex3" ;
993 }
994 }
995 p r i n t $debug_hand le "\n\n" ;
996 $ l d s t j [ $c oun t ] = $c ou n t ;
997 } ##−− S t o r e Ends −−−
998 &iw1_gen ;
999 }# i f f o r s k i p p e r c o n d i t i o n
1000 }
1001 ##−−−−−−− d a t a _ t r a n s f e r Ends −−−−−−−−
1002
1003 ##−−−−−−− m a n i p u l a t i o n _ g e n −−−−−−−−−−
1004 # f u n c t i o n t o g e n e r a t e m a i p u l a t i o n i n s t r u c t i o n s
1005 sub m a n i p u l a t i o n _ g e n {
1006 $ r e p e a t = 0 ;
1007 $ i n s t r u c t i o n _ n o = $manip { $ i n s t r u c t i o n } ;
1008 $ c a l c _ c o u n t = s p r i n t f ( "%X" , $ cou n t ) ;
III.1 Random Instruction Generator III-31
1009 p r i n t $debug_hand le "\@${calc_count}\t$instruction\t" ;
1010 $op1 = i n t ( rand ( $num_reg −1) ) ;
1011 i f ( ( $ i n s t r u c t i o n eq "ADD" ) o r ( $ i n s t r u c t i o n eq "SUB" ) o r (
$ i n s t r u c t i o n eq "MUL" ) o r ( $ i n s t r u c t i o n eq "DIV" ) o r (
$ i n s t r u c t i o n eq "NOT" ) o r
1012 ( $ i n s t r u c t i o n eq "AND" ) o r ( $ i n s t r u c t i o n eq "OR" ) o r (
$ i n s t r u c t i o n eq "XOR" ) o r ( $ i n s t r u c t i o n eq "COPY" ) o r
( $ i n s t r u c t i o n eq "SWAP" ) ) {
1013 $op2 = i n t ( rand ( $num_reg −1) ) ; # c o r r e c t r e g i s t e r
v a l u e can a l s o be o b t a i n e d by u s i n g 2^
o p e r a n d 2 _ s i z e − 1 i f r e g i s t e r space i s d i f f e r e n t
from op1
1014 }
1015 e l s e {
1016 $op2 = i n t ( rand ( ( 2 * * ${ o p 2 _ s i z e } ) −1) ) ;
1017 }
1018 i f ( $ i n s t r u c t i o n eq "ADD" ) {
1019 $bug1 = s p r i n t f ( "%X" , $ r eg [ $op1 ] ) ;
1020 $bug2 = s p r i n t f ( "%X" , $ r eg [ $op2 ] ) ;
1021 p r i n t $debug_hand le "$op1 \[$bug1\]\t$op2 \[$bug2\]\
t" ;
1022 $ o p e r a n d 1 _ r e g = $reg [ $op1 ] ; $ o p e r a n d 2 _ r e g = $reg [
$op2 ] ;
1023 $reg [ $op1 ] = $ reg [ $op1 ] + $ reg [ $op2 ] ;
1024 &CNVZ;
1025 &compac to r ;
1026 $bug1 = s p r i n t f ( "%X" , $ r eg [ $op1 ] ) ;
1027 $op_reg [ ( $op1 * $memory_size ) + $co un t ] = $ reg [ $op1 ] ;
1028 }
1029 e l s i f ( $ i n s t r u c t i o n eq "ADDC" ) {
1030 $bug1 = s p r i n t f ( "%X" , $ r eg [ $op1 ] ) ;
1031 $bug2 = s p r i n t f ( "%X" , $op2 ) ;
1032 p r i n t $debug_hand le "$op1 \[$bug1\]\t$op2 \[$bug2\]\
t" ;
1033 $ o p e r a n d 1 _ r e g = $reg [ $op1 ] ; $ o p e r a n d 2 _ r e g = $op2 ;
1034 $reg [ $op1 ] = $ reg [ $op1 ] + $op2 ;
1035 &CNVZ;
1036 &compac to r ;
1037 $bug1 = s p r i n t f ( "%X" , $ r eg [ $op1 ] ) ;
1038 p r i n t $debug_hand le "Res: $bug1\n\n" ;
1039 $op_reg [ ( $op1 * $memory_size ) + $co un t ] = $ reg [ $op1 ] ;
1040 }
1041 e l s i f ( $ i n s t r u c t i o n eq "SUB" ) {
1042 $bug1 = s p r i n t f ( "%X" , $ r eg [ $op1 ] ) ;
1043 $bug2 = s p r i n t f ( "%X" , $ r eg [ $op2 ] ) ;
1044 p r i n t $debug_hand le "$op1 \[$bug1\]\t$op2 \[$bug2\]\
t" ;
1045 $ o p e r a n d 1 _ r e g = $reg [ $op1 ] ; $ o p e r a n d 2 _ r e g = $reg [
$op2 ] ;
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1046 $reg [ $op1 ] = $ reg [ $op1 ] − $ reg [ $op2 ] ;
1047 &CNVZ;
1048 &compac to r ;
1049 $bug1 = s p r i n t f ( "%X" , $ r eg [ $op1 ] ) ;
1050 p r i n t $debug_hand le "Res: $bug1\n\n" ;
1051 $op_reg [ ( $op1 * $memory_size ) + $co un t ] = $ reg [ $op1 ] ;
1052 }
1053 e l s i f ( $ i n s t r u c t i o n eq "SUBC" ) {
1054 $bug1 = s p r i n t f ( "%X" , $ r eg [ $op1 ] ) ;
1055 $bug2 = s p r i n t f ( "%X" , $op2 ) ;
1056 p r i n t $debug_hand le "$op1 \[$bug1\]\t$op2 \[$bug2\]\
t" ;
1057 $ o p e r a n d 1 _ r e g = $reg [ $op1 ] ; $ o p e r a n d 2 _ r e g = $op2 ;
1058 $reg [ $op1 ] = $ reg [ $op1 ] − $op2 ;
1059 &CNVZ;
1060 &compac to r ;
1061 $bug1 = s p r i n t f ( "%X" , $ r eg [ $op1 ] ) ;
1062 p r i n t $debug_hand le "Res: $bug1\n\n" ;
1063 $op_reg [ ( $op1 * $memory_size ) + $co un t ] = $ reg [ $op1 ] ;
1064 }
1065 e l s i f ( $ i n s t r u c t i o n eq "MUL" ) {
1066 $bug1 = s p r i n t f ( "%X" , $ r eg [ $op1 ] ) ;
1067 $bug2 = s p r i n t f ( "%X" , $ r eg [ $op2 ] ) ;
1068 p r i n t $debug_hand le "$op1 \[$bug1\]\t$op2 \[$bug2\]\
t" ;
1069 $neg_check = 0 ;
1070 i f ( $ r eg [ $op1 ] >= $ t w o s _ t e s t ) {
1071 ++ $neg_check ;
1072 $twos_comp = $reg [ $op1 ] ;
1073 $ t w o s _ s i z e = $ b u s _ s i z e ;
1074 &complement ;
1075 $reg [ $op1 ] = o c t ( "0b$twos_comp" ) ;
1076 }
1077 i f ( $ r eg [ $op2 ] >= $ t w o s _ t e s t ) {
1078 ++ $neg_check ;
1079 $twos_comp = $reg [ $op2 ] ;
1080 $ t w o s _ s i z e = $ b u s _ s i z e ;
1081 &complement ;
1082 $reg [ $op2 ] = o c t ( "0b$twos_comp" ) ;
1083 }
1084 $ c a l c _ c o u n t = $ reg [ $op1 ] * $ reg [ $op2 ] ;
1085 i f ( $ c a l c _ c o u n t == 0) { $ s f [ 0 ] = 1 ; } ## Zero Flag
1086 e l s e { $ s f [ 0 ] = 0 ; }
1087 i f ( ( $neg_check == 1)&&($op1 != $op2 ) ) {
1088 $twos_comp = $ c a l c _ c o u n t ;
1089 $ t w o s _ s i z e = 2* $ b u s _ s i z e ;
1090 &complement ;
1091 $ c a l c _ c o u n t = $twos_comp ;
1092 }
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1093 e l s e {
1094 $ c a l c _ c o u n t = s p r i n t f ( "%b" , $ c a l c _ c o u n t ) ;
1095 $ l e n g t h = l e n g t h ( $ c a l c _ c o u n t ) ;
1096 i f ( $ l e n g t h > (2* $ b u s _ s i z e ) ) {
1097 p r i n t "Warning: Length exceeding ${
twos_size} at instruction number
$count : $instruction\n" ;
1098 }
1099 $padd ing = (0 x ( ( 2 * ${ b u s _ s i z e } ) − $ l e n g t h ) )
;
1100 $ c a l c _ c o u n t = $padd ing . $ c a l c _ c o u n t ;
1101 }
1102 $neg_check = 0 ;
1103 @temp_array = s p l i t ( '' , $ c a l c _ c o u n t ) ;
1104 @temp_array = r e v e r s e ( @temp_array ) ;
1105 @temp_array = @temp_array [0 . . ( ( 2 * ${ b u s _ s i z e } ) −1) ] ;
1106 @temp_array = r e v e r s e ( @temp_array ) ;
1107 @bin = @temp_array [0 . . ( ${ b u s _ s i z e } −1) ] ; #TALUH
1108 $ c a l c _ c o u n t = j o i n ( '' , @bin ) ;
1109 $reg [ $op1 ] = o c t ( "0b$calc_count" ) ;
1110 $op_reg [ ( $op1 * $memory_size ) + $co un t ] = $ reg [ $op1 ] ;
1111 $bug1 = s p r i n t f ( "%X" , $ r eg [ $op1 ] ) ;
1112 p r i n t $debug_hand le "Res1:$op1 \[$bug1\]\t" ;
1113 @bin = @temp_array [ ${ b u s _ s i z e } . . ( ( 2 * ${ b u s _ s i z e } )
−1) ] ; #TALUL
1114 $ c a l c _ c o u n t = j o i n ( '' , @bin ) ;
1115 $reg [ $op2 ] = o c t ( "0b$calc_count" ) ;
1116 $op_reg [ ( $op2 * $memory_size ) + $co un t ] = $ reg [ $op2 ] ;
1117 $bug2 = s p r i n t f ( "%X" , $ r eg [ $op2 ] ) ;
1118 p r i n t $debug_hand le "Res2:$op2 \[$bug2\]\n\n" ;
1119 }
1120 e l s i f ( $ i n s t r u c t i o n eq "MULC" ) {
1121 $bug1 = s p r i n t f ( "%X" , $ r eg [ $op1 ] ) ;
1122 $bug2 = s p r i n t f ( "%X" , $op2 ) ;
1123 p r i n t $debug_hand le "$op1 \[$bug1\]\t$op2 \[$bug2\]\
t" ;
1124 $neg_check = 0 ;
1125 i f ( $ r eg [ $op1 ] >= $ t w o s _ t e s t ) {
1126 ++ $neg_check ;
1127 $twos_comp = $reg [ $op1 ] ;
1128 $ t w o s _ s i z e = $ b u s _ s i z e ;
1129 &complement ;
1130 $reg [ $op1 ] = o c t ( "0b$twos_comp" ) ;
1131 }
1132 $ c a l c _ c o u n t = $ reg [ $op1 ] * $op2 ;
1133 i f ( $ c a l c _ c o u n t == 0) { $ s f [ 0 ] = 1 ; } ## Zero Flag
1134 e l s e { $ s f [ 0 ] = 0 ; }
1135 i f ( $neg_check == 1) {
1136 $twos_comp = $ c a l c _ c o u n t ;
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1137 $ t w o s _ s i z e = 2* $ b u s _ s i z e ;
1138 &complement ;
1139 $ c a l c _ c o u n t = $twos_comp ;
1140 }
1141 e l s e {
1142 $ c a l c _ c o u n t = s p r i n t f ( "%b" , $ c a l c _ c o u n t ) ;
1143 $ l e n g t h = l e n g t h ( $ c a l c _ c o u n t ) ;
1144 i f ( $ l e n g t h > (2* $ b u s _ s i z e ) ) {
1145 p r i n t "Warning: Length exceeding ${
twos_size} at instruction number
$count : $instruction\n" ; }
1146 $padd ing = (0 x ( ( 2 * ${ b u s _ s i z e } ) − $ l e n g t h ) )
;
1147 $ c a l c _ c o u n t = $padd ing . $ c a l c _ c o u n t ;
1148 }
1149 $neg_check = 0 ;
1150 @temp_array = s p l i t ( '' , $ c a l c _ c o u n t ) ;
1151 @temp_array = r e v e r s e ( @temp_array ) ;
1152 @temp_array = @temp_array [0 . . ( ( 2 * ${ b u s _ s i z e } ) −1) ] ;
1153 @temp_array = r e v e r s e ( @temp_array ) ;
1154 $ c a l c _ c o u n t = j o i n ( '' , @temp_array ) ;
1155 @bin = @temp_array [0 . . ( ${ b u s _ s i z e } −1) ] ;
1156 $ c a l c _ c o u n t = j o i n ( '' , @bin ) ;
1157 $reg [ $op1 ] = o c t ( "0b$calc_count" ) ; #TALUH
1158 $op_reg [ ( $op1 * $memory_size ) + $co un t ] = $ reg [ $op1 ] ;
1159 $bug1 = s p r i n t f ( "%X" , $ r eg [ $op1 ] ) ;
1160 p r i n t $debug_hand le "Res1:$op1 \[$bug1\]\n\n" ;
1161 }
1162 e l s i f ( $ i n s t r u c t i o n eq "DIV" ) {
1163 i f ( ( $ r eg [ $op2 ] == 0) | | ( $ r eg [ $op2 ] == $ t w o s _ t e s t ) ) {
## Div by 0 a v o i d e d
1164 $ s h i z e = 1 ; $ r e p e a t = 1 ;
1165 }
1166 e l s e {
1167 $bug1 = s p r i n t f ( "%X" , $ r eg [ $op1 ] ) ;
1168 $bug2 = s p r i n t f ( "%X" , $ r eg [ $op2 ] ) ;
1169 p r i n t $debug_hand le "$op1 \[$bug1\]\t$op2 \[
$bug2\]\t" ;
1170 $neg_check = 0 ;
1171 i f ( $ r eg [ $op1 ] >= $ t w o s _ t e s t ) {
1172 ++ $neg_check ;
1173 $twos_comp = $reg [ $op1 ] ;
1174 $ t w o s _ s i z e = $ b u s _ s i z e ;
1175 &complement ;
1176 $ reg [ $op1 ] = o c t ( "0b$twos_comp" ) ;
1177 $ o p e r a n d 1 _ r e g = $reg [ $op1 ] ;
1178 $bug1 = "neg" ;
1179 }
1180 i f ( $ r eg [ $op2 ] >= $ t w o s _ t e s t ) {
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1181 ++ $neg_check ;
1182 $twos_comp = $reg [ $op2 ] ;
1183 $ t w o s _ s i z e = $ b u s _ s i z e ;
1184 &complement ;
1185 $ reg [ $op2 ] = o c t ( "0b$twos_comp" ) ;
1186 $bug2 = "neg" ;
1187 }
1188 $ o p e r a n d 2 _ r e g = $reg [ $op2 ] ;
1189 i f ( ( $ r eg [ $op2 ] > $reg [ $op1 ] ) &&($reg [ $op1 ] !=
0) ) {
1190 $ c a l c _ c o u n t = (1 x $ b u s _ s i z e ) ;
1191 $ c a l c _ c o u n t = o c t ( "0b$calc_count" ) ;
1192 $ reg [ $op2 ] = ( $bug1 eq "neg" ) ? (
$ r eg [ $op2 ] − $ reg [ $op1 ] ) : $ r eg [
$op1 ] ;
1193 $ reg [ $op1 ] = ( $bug1 ne "neg" ) ? 0 :
( ( $bug2 eq "neg" ) ? 1 :
$ c a l c _ c o u n t ) ;
1194 $bug1 = 0 ; $bug2 = 0 ;
1195 $op_reg [ ( $op2 * $memory_size ) + $c oun t ]
= $ reg [ $op2 ] ;
1196 $op_reg [ ( $op1 * $memory_size ) + $c oun t ]
= $ reg [ $op1 ] ;
1197 }
1198 e l s e {
1199 $ c a l c _ c o u n t = $ reg [ $op1 ] % $reg [ $op2
] ; ## <−− Remainder
1200 $ reg [ $op1 ] = $ reg [ $op1 ] −
$ c a l c _ c o u n t ;
1201 $padd ing = $reg [ $op1 ] / $ r eg [ $op2 ] ;
## <−− Q u o t i e n t
1202 $ reg [ $op2 ] = $ c a l c _ c o u n t ;
1203 $ reg [ $op1 ] = $padd ing ;
1204 i f ( ( ( $neg_check == 1)&&($op1 != $op2
) ) | | ( ( $neg_check == 2)&&(
$ o p e r a n d 1 _ r e g != $ o p e r a n d 2 _ r e g ) ) )
{
1205 i f ( ( ( $bug1 eq "neg" ) | | (
$neg_check == 2) ) &&((
$ o p e r a n d 2 _ r e g != 1)&&(
$ c a l c _ c o u n t != 0) ) ) {
1206 $ reg [ $op1 ] = $ reg [
$op1 ] + 1 ;
1207 $ c a l c _ c o u n t = ( $ reg [
$op1 ]*
$ o p e r a n d 2 _ r e g ) −
$ o p e r a n d 1 _ r e g ;
1208 $ reg [ $op2 ] =
$ c a l c _ c o u n t ;
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1209 $bug1 = 0 ;
1210 }
1211 i f ( $neg_check == 1) {
1212 $twos_comp = $reg [
$op1 ] ;
1213 $ t w o s _ s i z e =
$ b u s _ s i z e ;
1214 &complement ;
1215 $ reg [ $op1 ] = o c t ( "0
b$twos_comp" ) ; }
1216 }
1217 $op_reg [ ( $op2 * $memory_size ) + $c oun t ]
= $ reg [ $op2 ] ;
1218 $op_reg [ ( $op1 * $memory_size ) + $c oun t ]
= $ reg [ $op1 ] ;
1219 }
1220 i f ( $ r eg [ $op1 ] == 0) { $ s f [ 0 ] = 1 ; } ## Zero
Flag
1221 e l s e { $ s f [ 0 ] = 0 ; }
1222 $neg_check = 0 ;
1223 $bug1 = s p r i n t f ( "%X" , $ r eg [ $op1 ] ) ;
1224 p r i n t $debug_hand le "Quo:$op1 \[$bug1\]\t" ;
1225 $bug2 = s p r i n t f ( "%X" , $ r eg [ $op2 ] ) ;




1229 e l s i f ( $ i n s t r u c t i o n eq "DIVC" ) {
1230 i f ( $op2 == 0) { whi le ( $op2 < 1) { $op2 = i n t ( rand (
$num_reg −1) ) ; } }
1231 $neg_check = 0 ;
1232 $bug1 = s p r i n t f ( "%X" , $ r eg [ $op1 ] ) ;
1233 $bug2 = s p r i n t f ( "%X" , $op2 ) ;
1234 p r i n t $debug_hand le "$op1 \[$bug1\]\t$op2 \[$bug2
\]\t" ;
1235 i f ( $ r eg [ $op1 ] >= $ t w o s _ t e s t ) {
1236 ++ $neg_check ;
1237 $twos_comp = $reg [ $op1 ] ;
1238 $ t w o s _ s i z e = $ b u s _ s i z e ;
1239 &complement ;
1240 $reg [ $op1 ] = o c t ( "0b$twos_comp" ) ;
1241 $bug1 = "neg" ;
1242 }
1243 i f ( ( $op2 > $reg [ $op1 ] ) &&($reg [ $op1 ] != 0) ) {
1244 $ c a l c _ c o u n t = (1 x $ b u s _ s i z e ) ;
1245 $ c a l c _ c o u n t = o c t ( "0b$calc_count" ) ;
1246 $reg [ $op1 ] = ( $bug1 ne "neg" ) ? 0 :
$ c a l c _ c o u n t ;
1247 $bug1 = 0 ;
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1248 }
1249 e l s e {
1250 $ c a l c _ c o u n t = $ reg [ $op1 ] % $op2 ;
1251 $reg [ $op1 ] = $ reg [ $op1 ] − $ c a l c _ c o u n t ;
1252 $reg [ $op1 ] = $ reg [ $op1 ] / $op2 ;
1253 i f ( $neg_check == 1) {
1254 $ reg [ $op1 ] = ( $ c a l c _ c o u n t == 0) ?
$ reg [ $op1 ] : ++ $reg [ $op1 ] ;
1255 $twos_comp = $reg [ $op1 ] ;
1256 $ t w o s _ s i z e = $ b u s _ s i z e ;
1257 &complement ;
1258 $ reg [ $op1 ] = o c t ( "0b$twos_comp" ) ;
1259 }
1260 }
1261 $neg_check = 0 ;
1262 i f ( $ r eg [ $op1 ] == 0) { $ s f [ 0 ] = 1 ; } ## Zero Flag
1263 e l s e { $ s f [ 0 ] = 0 ; }
1264 $op_reg [ ( $op1 * $memory_size ) + $co un t ] = $ reg [ $op1 ] ;
1265 $bug1 = s p r i n t f ( "%X" , $ r eg [ $op1 ] ) ;
1266 p r i n t $debug_hand le "Quo:$op1 \[$bug1\]\n\n" ;
1267 }
1268 e l s i f ( $ i n s t r u c t i o n eq "NOT" ) {
1269 $bug1 = s p r i n t f ( "%X" , $ r eg [ $op1 ] ) ;
1270 p r i n t $debug_hand le "$op1 \[$bug1\]\t" ;
1271 $ c a l c _ c o u n t = s p r i n t f ( "%b" , $ r eg [ $op1 ] ) ;
1272 $ l e n g t h = l e n g t h ( $ c a l c _ c o u n t ) ;
1273 $padd ing = $padd ing = (0 x ( ${ b u s _ s i z e } − $ l e n g t h ) ) ;
1274 $ c a l c _ c o u n t = $padd ing . $ c a l c _ c o u n t ;
1275 @bin = s p l i t ( / / , $ c a l c _ c o u n t ) ;
1276 f o r my $ n o t t ( @bin ) {
1277 i f ( $ n o t t == 1) { $ n o t t =0 ;} e l s e { $ n o t t =
1 ; }
1278 }
1279 $reg [ $op1 ] = j o i n ( '' , @bin ) ;
1280 $reg [ $op1 ] = o c t ( "0b" . $ r eg [ $op1 ] ) ;
1281 &compac to r ;
1282 i f ( $ r eg [ $op1 ] == 0) { $ s f [ 0 ] = 1 ; } e l s e { $ s f [ 0 ] =
0 ; } ## Zero Flag
1283 $op_reg [ ( $op1 * $memory_size ) + $co un t ] = $ reg [ $op1 ] ;
1284 $bug1 = s p r i n t f ( "%X" , $ r eg [ $op1 ] ) ;
1285 p r i n t $debug_hand le "Res:$op1 \[$bug1\]\n\n" ;
1286 }
1287 e l s i f ( $ i n s t r u c t i o n eq "AND" ) {
1288 $bug1 = s p r i n t f ( "%X" , $ r eg [ $op1 ] ) ;
1289 $bug2 = s p r i n t f ( "%X" , $ r eg [ $op2 ] ) ;
1290 p r i n t $debug_hand le "$op1 \[$bug1\]\t$op2 \[$bug2\]\
t" ;
1291 $ reg [ $op1 ] = $ reg [ $op1 ] & $reg [ $op2 ] ;
1292 &compac to r ;
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1293 i f ( $ r eg [ $op1 ] == 0) { $ s f [ 0 ] = 1 ; } e l s e { $ s f [ 0 ] =
0 ; } ## Zero Flag
1294 $op_reg [ ( $op1 * $memory_size ) + $co un t ] = $ reg [ $op1 ] ;
1295 $bug1 = s p r i n t f ( "%X" , $ r eg [ $op1 ] ) ;
1296 p r i n t $debug_hand le "Res:$op1 \[$bug1\]\n\n" ;
1297 $ s f [ 2 ] = ( $ reg [ $op1 ] >= $ t w o s _ t e s t ) ? 1 : 0 ; ##
N e g a t i v e Flag
1298 }
1299 e l s i f ( $ i n s t r u c t i o n eq "OR" ) {
1300 $bug1 = s p r i n t f ( "%X" , $ r eg [ $op1 ] ) ;
1301 $bug2 = s p r i n t f ( "%X" , $ r eg [ $op2 ] ) ;
1302 p r i n t $debug_hand le "$op1 \[$bug1\]\t$op2 \[$bug2\]\
t" ;
1303 $ reg [ $op1 ] = $ reg [ $op1 ] | $ r eg [ $op2 ] ;
1304 &compac to r ;
1305 i f ( $ r eg [ $op1 ] == 0) { $ s f [ 0 ] = 1 ; } e l s e { $ s f [ 0 ] =
0 ; } ## Zero Flag
1306 $op_reg [ ( $op1 * $memory_size ) + $co un t ] = $ reg [ $op1 ] ;
1307 $bug1 = s p r i n t f ( "%X" , $ r eg [ $op1 ] ) ;
1308 p r i n t $debug_hand le "Res:$op1 \[$bug1\]\n\n" ;
1309 $ s f [ 2 ] = ( $ reg [ $op1 ] >= $ t w o s _ t e s t ) ? 1 : 0 ; ##
N e g a t i v e Flag
1310 }
1311 e l s i f ( $ i n s t r u c t i o n eq "XOR" ) {
1312 $bug1 = s p r i n t f ( "%X" , $ r eg [ $op1 ] ) ;
1313 $bug2 = s p r i n t f ( "%X" , $ r eg [ $op2 ] ) ;
1314 p r i n t $debug_hand le "$op1 \[$bug1\]\t$op2 \[$bug2\]\
t" ;
1315 $ reg [ $op1 ] = $ reg [ $op1 ] ^ $ reg [ $op2 ] ;
1316 &compac to r ;
1317 i f ( $ r eg [ $op1 ] == 0) { $ s f [ 0 ] = 1 ; } e l s e { $ s f [ 0 ] =
0 ; } ## Zero Flag
1318 $op_reg [ ( $op1 * $memory_size ) + $co un t ] = $ reg [ $op1 ] ;
1319 $bug1 = s p r i n t f ( "%X" , $ r eg [ $op1 ] ) ;
1320 p r i n t $debug_hand le "Res:$op1 \[$bug1\]\n\n" ;
1321 $ s f [ 2 ] = ( $ reg [ $op1 ] >= $ t w o s _ t e s t ) ? 1 : 0 ; ##
N e g a t i v e Flag
1322 }
1323 e l s i f ( ( $ i n s t r u c t i o n eq "SHLL" ) o r ( $ i n s t r u c t i o n eq "SHLA" ) ) {
1324 $bug1 = s p r i n t f ( "%X" , $ r eg [ $op1 ] ) ;
1325 $bug2 = s p r i n t f ( "%X" , $op2 ) ;
1326 p r i n t $debug_hand le "$op1 \[$bug1\]\t$op2 \[$bug2\]\
t" ;
1327 $ reg [ $op1 ] = ( $ reg [ $op1 ] << $op2 ) ;
1328
1329 &compac to r ;
1330 i f ( $ r eg [ $op1 ] == 0) { $ s f [ 0 ] = 1 ; } e l s e { $ s f [ 0 ] =
0 ; } ## Zero Flag
1331 $op_reg [ ( $op1 * $memory_size ) + $co un t ] = $ reg [ $op1 ] ;
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1332 $bug1 = s p r i n t f ( "%X" , $ r eg [ $op1 ] ) ;
1333 p r i n t $debug_hand le "Res:$op1 \[$bug1\]\n\n" ;
1334 }
1335 e l s i f ( $ i n s t r u c t i o n eq "SHRL" ) {
1336 $bug1 = s p r i n t f ( "%X" , $ r eg [ $op1 ] ) ;
1337 $bug2 = s p r i n t f ( "%X" , $op2 ) ;
1338 p r i n t $debug_hand le "$op1 \[$bug1\]\t$op2 \[$bug2\]\
t" ;
1339 $ reg [ $op1 ] = ( $ reg [ $op1 ] >> $op2 ) ;
1340 &compac to r ;
1341 i f ( $ r eg [ $op1 ] == 0) { $ s f [ 0 ] = 1 ; } e l s e { $ s f [ 0 ] =
0 ; } ## Zero Flag
1342 $op_reg [ ( $op1 * $memory_size ) + $co un t ] = $ reg [ $op1 ] ;
1343 $bug1 = s p r i n t f ( "%X" , $ r eg [ $op1 ] ) ;
1344 p r i n t $debug_hand le "Res:$op1 \[$bug1\]\n\n" ;
1345 }
1346 e l s i f ( $ i n s t r u c t i o n eq "SHRA" ) {
1347 i f ( $op2 > ( ( 2 * * ${ o p 2 _ s i z e } ) −1) )
1348 { p r i n t "Warning: Opearnd 2 size exceeding
length at no $count : $instruction\n" ; } ;
1349 ##−−d e c i m a l t o b i n a r y ( i n a r r a y ) c o n v e r s i o n −−
1350 $bug1 = s p r i n t f ( "%X" , $ r eg [ $op1 ] ) ;
1351 $bug2 = s p r i n t f ( "%X" , $op2 ) ;
1352 p r i n t $debug_hand le "$op1 \[$bug1\]\t$op2 \[$bug2\]\
t" ;
1353 $ c a l c _ c o u n t = s p r i n t f ( "%b" , $ r eg [ $op1 ] ) ;
1354 $ l e n g t h = l e n g t h ( $ c a l c _ c o u n t ) ;
1355 $padd ing = (0 x ( ${ b u s _ s i z e } − $ l e n g t h ) ) ;
1356 $ c a l c _ c o u n t = $padd ing . $ c a l c _ c o u n t ;
1357 @bin = s p l i t ( / / , $ c a l c _ c o u n t ) ;
1358 #−− END −−
1359 @bin = r e v e r s e ( @bin ) ;
1360 $padd ing = ( ( @bin [ ${ b u s _ s i z e }−1]) x ${ b u s _ s i z e } ) ;
1361 $ c a l c _ c o u n t = $padd ing . $ c a l c _ c o u n t ;
1362 @bin = s p l i t ( / / , $ c a l c _ c o u n t ) ;
1363 @bin = r e v e r s e ( @bin ) ;
1364 @temp_array = @bin [ $op2 . . ( $op2+${ b u s _ s i z e }−1) ] ;
1365 @temp_array = r e v e r s e ( @temp_array ) ;
1366 $ c a l c _ c o u n t = j o i n ( '' , @temp_array ) ;
1367 $ c a l c _ c o u n t = o c t ( "0b$calc_count" ) ;
1368 $reg [ $op1 ] = ${ c a l c _ c o u n t } ;
1369 &compac to r ;
1370 i f ( $ r eg [ $op1 ] == 0) { $ s f [ 0 ] = 1 ; } e l s e { $ s f [ 0 ] =
0 ; } ## Zero Flag
1371 $op_reg [ ( $op1 * $memory_size ) + $co un t ] = $ reg [ $op1 ] ;
1372 $bug1 = s p r i n t f ( "%X" , $ r eg [ $op1 ] ) ;
1373 p r i n t $debug_hand le "Res:$op1 \[$bug1\]\n\n" ;
1374 }
1375 e l s i f ( $ i n s t r u c t i o n eq "ROTL" ) {
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1376 i f ( $op2 > ( ( 2 * * ${ o p 2 _ s i z e } ) −1) )
1377 { p r i n t "Warning: Opearnd 2 size exceeding
length at no $count : $instruction\n" ; } ;
1378 ##−−d e c i m a l t o b i n a r y ( i n a r r a y ) c o n v e r s i o n −−
1379 $bug1 = s p r i n t f ( "%X" , $ r eg [ $op1 ] ) ;
1380 $bug2 = s p r i n t f ( "%X" , $op2 ) ;
1381 p r i n t $debug_hand le "$op1 \[$bug1\]\t$op2 \[$bug2\]\
t" ;
1382 $ c a l c _ c o u n t = s p r i n t f ( "%b" , $ r eg [ $op1 ] ) ;
1383 $ l e n g t h = l e n g t h ( $ c a l c _ c o u n t ) ;
1384 $padd ing = (0 x ( ${ b u s _ s i z e } − $ l e n g t h ) ) ;
1385 $ c a l c _ c o u n t = $padd ing . $ c a l c _ c o u n t ;
1386 @bin = s p l i t ( / / , $ c a l c _ c o u n t ) ;
1387 #−− END −−
1388 @bin = ( @bin , @bin ) ;
1389 @temp_array = @bin [ $op2 . . ( ( $op2+${ b u s _ s i z e }−1) ) ] ;
1390 $ c a l c _ c o u n t = j o i n ( '' , @temp_array ) ;
1391 $ c a l c _ c o u n t = o c t ( "0b$calc_count" ) ;
1392 $reg [ $op1 ] = $ c a l c _ c o u n t ;
1393 i f ( $ r eg [ $op1 ] == 0) { $ s f [ 0 ] = 1 ; } e l s e { $ s f [ 0 ] =
0 ; } ## Zero Flag
1394 $op_reg [ ( $op1 * $memory_size ) + $co un t ] = $ reg [ $op1 ] ;
1395 $bug1 = s p r i n t f ( "%X" , $ r eg [ $op1 ] ) ;
1396 p r i n t $debug_hand le "Res:$op1 \[$bug1\]\n\n" ;
1397 }
1398 e l s i f ( $ i n s t r u c t i o n eq "ROTR" ) {
1399 i f ( $op2 > ( ( 2 * * ${ o p 2 _ s i z e } ) −1) )
1400 { p r i n t "Warning: Opearnd 2 size exceeding
length at no $count : $instruction\n" ; } ;
1401 ##−−d e c i m a l t o b i n a r y ( i n a r r a y ) c o n v e r s i o n −−
1402 $bug1 = s p r i n t f ( "%X" , $ r eg [ $op1 ] ) ;
1403 $bug2 = s p r i n t f ( "%X" , $op2 ) ;
1404 p r i n t $debug_hand le "$op1 \[$bug1\]\t$op2 \[$bug2\]\
t" ;
1405 $ c a l c _ c o u n t = s p r i n t f ( "%b" , $ r eg [ $op1 ] ) ;
1406 $ l e n g t h = l e n g t h ( $ c a l c _ c o u n t ) ;
1407 $padd ing = (0 x ( ${ b u s _ s i z e } − $ l e n g t h ) ) ;
1408 $ c a l c _ c o u n t = $padd ing . $ c a l c _ c o u n t ;
1409 @bin = s p l i t ( / / , $ c a l c _ c o u n t ) ;
1410 #−− END −−
1411 @bin = ( @bin , @bin ) ;
1412 @bin = r e v e r s e ( @bin ) ;
1413 @temp_array = @bin [ $op2 . . ( ( $op2+${ b u s _ s i z e }−1) ) ] ;
1414 @temp_array = r e v e r s e ( @temp_array ) ;
1415 $ c a l c _ c o u n t = j o i n ( '' , @temp_array ) ;
1416 $ c a l c _ c o u n t = o c t ( "0b$calc_count" ) ;
1417 $reg [ $op1 ] = $ c a l c _ c o u n t ;
1418 i f ( $ r eg [ $op1 ] == 0) { $ s f [ 0 ] = 1 ; } e l s e { $ s f [ 0 ] =
0 ; } ## Zero Flag
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1419 $op_reg [ ( $op1 * $memory_size ) + $co un t ] = $ reg [ $op1 ] ;
1420 $bug1 = s p r i n t f ( "%X" , $ r eg [ $op1 ] ) ;
1421 p r i n t $debug_hand le "Res:$op1 \[$bug1\]\n\n" ;
1422 }
1423 e l s i f ( $ i n s t r u c t i o n eq 'RTLC' ) {
1424 i f ( $op2 > ( ( 2 * * ${ o p 2 _ s i z e } ) −1) )
1425 { p r i n t "Warning: Opearnd 2 size exceeding
length at no $count : $instruction\n" ; } ;
1426 ##−−d e c i m a l t o b i n a r y ( i n a r r a y ) c o n v e r s i o n −−
1427 $bug1 = s p r i n t f ( "%X" , $ r eg [ $op1 ] ) ;
1428 $bug2 = s p r i n t f ( "%X" , $op2 ) ;
1429 p r i n t $debug_hand le "$op1 \[$bug1\]\t$op2 \[$bug2\]\
t" ;
1430 $ c a l c _ c o u n t = s p r i n t f ( "%b" , $ r eg [ $op1 ] ) ;
1431 $ l e n g t h = l e n g t h ( $ c a l c _ c o u n t ) ;
1432 $padd ing = (0 x ( ${ b u s _ s i z e } − $ l e n g t h ) ) ;
1433 $ c a l c _ c o u n t = $padd ing . $ c a l c _ c o u n t ;
1434 @bin = s p l i t ( / / , $ c a l c _ c o u n t ) ;
1435 #−− END −−
1436 @bin = ( @bin , $ s f [ 3 ] , @bin ) ;
1437 $ s f [ 3 ] = @bin [ ( ${ b u s _ s i z e }+ $op2 ) ] ;
1438 @temp_array = @bin [ $op2 . . ( ( $op2+${ b u s _ s i z e }−1) ) ] ;
1439 $ c a l c _ c o u n t = j o i n ( '' , @temp_array ) ;
1440 $ c a l c _ c o u n t = o c t ( "0b$calc_count" ) ;
1441 $reg [ $op1 ] = $ c a l c _ c o u n t ;
1442 i f ( $ r eg [ $op1 ] == 0) { $ s f [ 0 ] = 1 ; } e l s e { $ s f [ 0 ] =
0 ; } ## Zero Flag
1443 $op_reg [ ( $op1 * $memory_size ) + $co un t ] = $ reg [ $op1 ] ;
1444 $bug1 = s p r i n t f ( "%X" , $ r eg [ $op1 ] ) ;
1445 p r i n t $debug_hand le "Res:$op1 \[$bug1\]\n\n" ;
1446 }
1447 e l s i f ( $ i n s t r u c t i o n eq 'RTRC' ) {
1448 i f ( $op2 > ( ( 2 * * ${ o p 2 _ s i z e } ) −1) )
1449 { p r i n t "Warning: Opearnd 2 size exceeding
length at no $count : $instruction\n" ; } ;
1450 ##−−d e c i m a l t o b i n a r y ( i n a r r a y ) c o n v e r s i o n −−
1451 $bug1 = s p r i n t f ( "%X" , $ r eg [ $op1 ] ) ;
1452 $bug2 = s p r i n t f ( "%X" , $op2 ) ;
1453 p r i n t $debug_hand le "$op1 \[$bug1\]\t$op2 \[$bug2\]\
t" ;
1454 $ c a l c _ c o u n t = s p r i n t f ( "%b" , $ r eg [ $op1 ] ) ;
1455 $ l e n g t h = l e n g t h ( $ c a l c _ c o u n t ) ;
1456 $padd ing = (0 x ( ${ b u s _ s i z e } − $ l e n g t h ) ) ;
1457 $ c a l c _ c o u n t = $padd ing . $ c a l c _ c o u n t ;
1458 @bin = s p l i t ( / / , $ c a l c _ c o u n t ) ;
1459 #−− END −−
1460 @bin = ( @bin , $ s f [ 3 ] , @bin ) ;
1461 @bin = r e v e r s e ( @bin ) ;
1462 $ s f [ 3 ] = @bin [ ( ${ b u s _ s i z e }+ $op2 ) ] ;
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1463 @temp_array = @bin [ $op2 . . ( ( $op2+${ b u s _ s i z e }−1) ) ] ;
1464 @temp_array = r e v e r s e ( @temp_array ) ;
1465 $ c a l c _ c o u n t = j o i n ( '' , @temp_array ) ;
1466 $ c a l c _ c o u n t = o c t ( "0b$calc_count" ) ;
1467 $reg [ $op1 ] = $ c a l c _ c o u n t ;
1468 i f ( $ r eg [ $op1 ] == 0) { $ s f [ 0 ] = 1 ; } e l s e { $ s f [ 0 ] =
0 ; } ## Zero Flag
1469 $op_reg [ ( $op1 * $memory_size ) + $co un t ] = $ reg [ $op1 ] ;
1470 $bug1 = s p r i n t f ( "%X" , $ r eg [ $op1 ] ) ;
1471 p r i n t $debug_hand le "Res:$op1 \[$bug1\]\n\n" ;
1472 }
1473 e l s i f ( $ i n s t r u c t i o n eq "COPY" ) {
1474 $bug1 = s p r i n t f ( "%X" , $ r eg [ $op1 ] ) ;
1475 $bug2 = s p r i n t f ( "%X" , $op2 ) ;
1476 p r i n t $debug_hand le "$op1 \[$bug1\]\t$op2 \[$bug2\]\
t" ;
1477 $ reg [ $op1 ] = $ reg [ $op2 ] ;
1478 $op_reg [ ( $op1 * $memory_size ) + $co un t ] = $ reg [ $op1 ] ;
1479 $bug1 = s p r i n t f ( "%X" , $ r eg [ $op1 ] ) ;
1480 p r i n t $debug_hand le "Res1:$op1 \[$bug1\]\t" ;
1481 $bug2 = s p r i n t f ( "%X" , $ r eg [ $op2 ] ) ;
1482 p r i n t $debug_hand le "Res2:$op2 \[$bug2\]\n\n" ;
1483 }
1484 e l s i f ( $ i n s t r u c t i o n eq "SWAP" ) {
1485 $bug1 = s p r i n t f ( "%X" , $ r eg [ $op1 ] ) ;
1486 $bug2 = s p r i n t f ( "%X" , $op2 ) ;
1487 p r i n t $debug_hand le "$op1 \[$bug1\]\t$op2 \[$bug2\]\
t" ;
1488 $ c a l c _ c o u n t = $ reg [ $op1 ] ;
1489 $reg [ $op1 ] = $ reg [ $op2 ] ;
1490 $op_reg [ ( $op1 * $memory_size ) + $co un t ] = $ reg [ $op1 ] ;
1491 $reg [ $op2 ] = $ c a l c _ c o u n t ;
1492 $op_reg [ ( $op2 * $memory_size ) + $co un t ] = $ reg [ $op2 ] ;
1493 $bug1 = s p r i n t f ( "%X" , $ r eg [ $op1 ] ) ;
1494 p r i n t $debug_hand le "Res1:$op1 \[$bug1\]\t" ;
1495 $bug2 = s p r i n t f ( "%X" , $ r eg [ $op2 ] ) ;
1496 p r i n t $debug_hand le "Res2:$op2 \[$bug2\]\n\n" ;
1497 }
1498 ## v a l u e c a l c u l a t i o n end
1499 # p u t t i n g b i n a r y t o g e t h e r
1500 i f ( $ s h i z e == 1) { $ s h i z e = 0 ; }
1501 e l s e {
1502 @bin = r e v e r s e ( @sf ) ;
1503 $ c a l c _ c o u n t = j o i n ( '' , @bin ) ;
1504 i f ( $ b u s _ s i z e == 14)
1505 { $padd ing = (0 x 4) ; }
1506 e l s e { $padd ing = (0 x 8) ; }
1507 $ c a l c _ c o u n t = $ c a l c _ c o u n t . $padd ing ;
1508 $ c a l c _ c o u n t = o c t ( "0b$calc_count" ) ;
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1509 $ c a l c _ c o u n t = s p r i n t f ( "%X" , $ c a l c _ c o u n t ) ;
1510 $ s f _ f l a g = $ c a l c _ c o u n t ;
1511 $ s t a t u s _ o p [ $c oun t ] = $ c a l c _ c o u n t ;
1512 &iw1_gen ; }
1513 }
1514 ##−−−−−−− m a n i p u l a t i o n _ g e n Ends −−−
1515
1516 ##−−−−−−− iw1_gen −−−−−−−−−−−−−−−−−
1517 ## packs i n s t r u c t i o n word from opcode and operand i n f o r m a t i o n
1518 sub iw1_gen {
1519 my $hex1 ;
1520 $ t e m p _ i n s t = s p r i n t f ( "%b" , hex ( ${ i n s t r u c t i o n _ n o } ) ) ;
1521 $ l e n g t h = l e n g t h ( $ t e m p _ i n s t ) ; ## f i n d l e n t h o f b i n a r y g e n e r a t e d t o
f i n d 0 ' s padd ing
1522 $padd ing = (0 x ( ${ o p c o d e _ s i z e } − $ l e n g t h ) ) ;
1523 $ t e m p _ i n s t = $padd ing . $ t e m p _ i n s t ;
1524 $temp_op1 = s p r i n t f ( "%b" , ${ op1 } ) ;
1525 $ l e n g t h = l e n g t h ( $temp_op1 ) ;
1526 i f ( ( $ b u s _ s i z e == 12)&&($f low == 1) ) {
1527 $padd ing = (0 x ( ( $ o p 1 _ s i z e − 1) − $ l e n g t h ) ) ;
1528 }
1529 e l s e {
1530 $padd ing = (0 x ( ${ o p 1 _ s i z e } − $ l e n g t h ) ) ;
1531 }
1532 $temp_op1 = $padd ing . $temp_op1 ;
1533 $temp_op2 = s p r i n t f ( "%b" , ${ op2 } ) ;
1534 $ l e n g t h = l e n g t h ( $temp_op2 ) ;
1535 $padd ing = (0 x ( ${ o p 2 _ s i z e } − $ l e n g t h ) ) ;
1536 $temp_op2 = $padd ing . $temp_op2 ;
1537 i f ( $f low == 1) {
1538 $IW = $ t e m p _ i n s t . $temp_op1 . $ c o n d i t i o n ;
1539 }
1540 e l s e {
1541 $IW = $ t e m p _ i n s t . $temp_op1 . $temp_op2 ;
1542 }
1543 $IW = s p r i n t f ( "%X" , o c t ( "0b${IW}" ) ) ;
1544 $pm [ $co un t ] = $IW ;
1545 $pm_out [ $co un t ] = hex ( $IW ) ;
1546 $ i n s t [ $co un t ] = ( $jump == 1) ? ( '*' . $ i n s t r u c t i o n ) : ( ( $ c a l l != 0 ) ? ( '
**' . $ i n s t r u c t i o n ) : $ i n s t r u c t i o n ) ;
1547 $operand1 [ $co un t ] = $op1 ;
1548 $operand2 [ $co un t ] = ( $f low == 1) ? "" : $op2 ;
1549
1550 i f ( ( $jump == 0) | | ( ( $jump == 1)&&($bck_jmp > 0) ) | | ( $IW1_flag == 1) ) {
## c o n d i t i o n t o s k i p p r i n t i n g when i n s t r u c t i o n s are jumped over
1551 $hex1 = s p r i n t f ( "%X" , $ cou n t ) ;
1552 $ s r n o _ a r r a y [ $s r_n o ] = $hex1 ;
1553 ++ $s r _n o ;
1554 }
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1555 ++ $co un t ;
1556 i f ( ( $jump == 0) | | ( ( $jump == 1)&&($bck_jmp > 0) ) | | ( $IW1_flag == 1) ) {
1557 &r e g _ s t o r e ;
1558 p r i n t $debug_hand le1 " $count jump: $jump ,, bck_jmp:
$bck_jmp \n" ;
1559 }
1560 e l s e {
1561 $ b c k _ a r r a y [ 5 ] = $ b c k _ a r r a y [ 5 ] + 1 ;
1562 }
1563 $ c o u n t e r _ c a l l = ( $ c a l l > 0 ) ? $ c o u n t e r _ c a l l : ( $ c o u n t e r _ c a l l + 1 ) ;
1564 i f ( $IW1_flag ==1) {
1565 $IW1_flag = 0 ;
1566 $ a d d r e s s _ o f f = s p r i n t f ( "%X" , ${ a d d r e s s _ o f f } ) ;
1567 $pm [ $co un t ] = $ a d d r e s s _ o f f ;
1568 $pm_out [ $c oun t ] = hex ( $ a d d r e s s _ o f f ) ;
1569 $ i n s t [ $c oun t ] = "" ; # $ i n s t r u c t i o n ;
1570 $operand1 [ $c oun t ] = "" ; # " O f f s e t " ;
1571 $operand2 [ $c oun t ] = "" ;
1572
1573 $hex1 = s p r i n t f ( "%X" , $ cou n t ) ;
1574 $ s r n o _ a r r a y [ $s r_n o ] = $hex1 ;
1575 ++ $s r _n o ;
1576
1577 ++ $co un t ;
1578 $ c o u n t e r _ c a l l = ( $ c a l l > 0 ) ? $ c o u n t e r _ c a l l : ( $ c o u n t e r _ c a l l
+ 1 ) ;
1579 }
1580 i f ( ( $ c a l l > 0 )&& ( $co un t == $ r o u t i n e _ e n d ) ) {
1581 $ i n s t r u c t i o n _ n o = $branch {RET} ;
1582 $ t e m p _ i n s t = s p r i n t f ( "%b" , hex ( ${ i n s t r u c t i o n _ n o } ) ) ;
1583 $ l e n g t h = l e n g t h ( $ t e m p _ i n s t ) ; ## f i n d l e n t h o f b i n a r y
g e n e r a t e d t o f i n d 0 ' s padding
1584 $padd ing = (0 x ( ${ o p c o d e _ s i z e } − $ l e n g t h ) ) ;
1585 $ t e m p _ i n s t = $padd ing . $ t e m p _ i n s t ;
1586 $IW = $ t e m p _ i n s t . $temp_op1 . $temp_op2 ;
1587 $IW = s p r i n t f ( "%X" , o c t ( "0b${IW}" ) ) ;
1588 $pm [ $co un t ] = $IW ;
1589 $pm_out [ $c oun t ] = hex ( $IW ) ;
1590 $ i n s t [ $co un t ] = "RETURN" ; # $ i n s t r u c t i o n ;
1591 $operand1 [ $c oun t ] = "" ; # " O f f s e t " ;
1592 $operand2 [ $c oun t ] = "" ;
1593
1594 $hex1 = s p r i n t f ( "%X" , $ cou n t ) ; ## p r i n t i n g purpose
1595 $ s r n o _ a r r a y [ $s r_n o ] = $hex1 ;
1596 ++ $s r _n o ;
1597
1598 $ r o u t i n e _ e n d = pop @ i n t e r n a l _ s t a c k ;
1599 $ c a l c _ c o u n t = pop @ i n t e r n a l _ s t a c k ;
1600 @sf = s p l i t ( '' , $ c a l c _ c o u n t ) ;
III.1 Random Instruction Generator III-45
1601 @bin = r e v e r s e ( @sf ) ;
1602 $ c a l c _ c o u n t = j o i n ( '' , @bin ) ;
1603 i f ( $ b u s _ s i z e == 14)
1604 { $padd ing = (0 x 4) ; }
1605 e l s e { $padd ing = (0 x 8) ; }
1606 $ c a l c _ c o u n t = $ c a l c _ c o u n t . $padd ing ;
1607 $ c a l c _ c o u n t = o c t ( "0b$calc_count" ) ;
1608 $ c a l c _ c o u n t = s p r i n t f ( "%X" , $ c a l c _ c o u n t ) ;
1609 $ s f _ f l a g = $ c a l c _ c o u n t ;
1610 $co un t = pop @ i n t e r n a l _ s t a c k ;
1611 $ c a l l = $ c a l l − 1 ;
1612 $ r o u t i n e _ e n d = ( $ c a l l > 0 ) ? ( pop @ i n t e r n a l _ s t a c k ) :
$ r o u t i n e _ e n d ;
1613 i f ( $ c a l l > 0 ) { push @ i n t e r n a l _ s t a c k , $ r o u t i n e _ e n d ; }
1614 $SP = ${ s p _ d i r e c t } ? ( ${SP} + 2) : ( ${SP} − 2) ;
1615 $ i n s t r u c t i o n = "RET" ;
1616 &r e g _ s t o r e ;
1617 }
1618 $f low = 0 ;
1619 i f ( ( ( $bck_jmp == 1)&&($jump == 1) ) | | ( ( $bck_jmp == 2)&&($c oun t ==
$ b c k _ a r r a y [ 3 ] ) ) | | ( ( $bck_jmp == 3)&&($ cou n t == $ b c k _ a r r a y [ 1 ] ) ) ) { #
# p u t o t h e r or c o n d i t i o t o chane pc on 2nd & 3 rd jump
1620 p r i n t $debug_hand le1 "\tbck: $bck_jmp\n" ;
1621 i f ( ( $bck_jmp == 1)&&($jump == 1) ) {
1622 $c oun t = $ b c k _ a r r a y [ 1 ] ;
1623 p r i n t $debug_hand le1 "de0: $bck_jmp ,, count(in ret0
): $count\n\n" ; }
1624 e l s i f ( ( $bck_jmp == 2)&&($co un t == $ b c k _ a r r a y [ 3 ] ) ) {
1625 $c oun t = $ b c k _ a r r a y [ 4 ] ;
1626 p r i n t $debug_hand le1 "de1: $bck_jmp ,, count(in ret1
): $count\n\n" ; }
1627 e l s e {
1628 $c oun t = $ b c k _ a r r a y [ 3 ] ;
1629 $bck_jmp = 0 ;
1630 $jump = 0 ;
1631 p r i n t $debug_hand le1 "de2: $bck_jmp ,, count(in ret2
): $count\n\n" ; }
1632 $jump = 0 ;
1633 }
1634 }
1635 ##−−−−−−− iw1_gen Ends −−−−−−−
1636
1637 ##−−−−−−− r e g _ s t o r e −−−−−−−−−−
1638 ## −−−−− R e g _ s t o r e : s t o r e r e g i s t e r v a l u e s i n a r r a y s −−−−
1639 sub r e g _ s t o r e {
1640 $ i n s t _ s e q u e n c e = ( $c oun t == 1) ? 0 : $ i n s t _ s e q u e n c e ;
1641 i f ( $manip { $ i n s t r u c t i o n } ) {
1642 $ i n s t _ s e q u e n c e = ( $c oun t == 1) ? 0 : ++ $ i n s t _ s e q u e n c e ;
1643 }
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1644 e l s i f ( $ d a t a _ t r a n s f e r { $ i n s t r u c t i o n } ) {
1645 $ i n s t _ s e q u e n c e = ( $c oun t == 1) ? ++ $ i n s t _ s e q u e n c e : (
$ i n s t _ s e q u e n c e + 2) ;
1646 }
1647 e l s e {
1648 i f ( $ i n s t r u c t i o n eq "RET" ) {
1649 ++ $ i n s t _ s e q u e n c e ;
1650 }
1651 e l s e {
1652 $ i n s t _ s e q u e n c e = ( $c ou n t == 1) ? ++ $ i n s t _ s e q u e n c e :
( $ i n s t _ s e q u e n c e + 2) ;
1653 }
1654 }
1655 f o r my $ i (0 . . ( $num_reg − 1) ) {
1656 $ r e g _ a r r a y [ ( $ i * $ n o _ i n s t ) + $ i n s t _ s e q u e n c e ] = $ reg [ $ i ] ;
1657 }
1658 $ f l a g _ a r r a y [ $ i n s t _ s e q u e n c e ] = $ s f _ f l a g ;
1659 }
1660 ##−−−−−−− R e g _ s t o r e Ends −−−−−
1661
1662 ##−−−−−−− compactor −−−−−−−−−−
1663 ## −−−−− Compactor : t o s h o r t e n t h e r e s u l t t o c o r r e c t b i t s i z e −−−−
1664 sub compac to r {
1665 $ c a l c _ c o u n t = s p r i n t f ( "%b" , $ r eg [ $op1 ] ) ;
1666 $ l e n g t h = l e n g t h ( $ c a l c _ c o u n t ) ;
1667 i f ( $ l e n g t h < $ b u s _ s i z e ) {
1668 $padd ing = (0 x ( $ b u s _ s i z e − $ l e n g t h ) ) ;
1669 $ c a l c _ c o u n t = $padd ing . $ c a l c _ c o u n t ;
1670 }
1671 @temp_array = s p l i t ( '' , $ c a l c _ c o u n t ) ;
1672 @temp_array = r e v e r s e ( @temp_array ) ;
1673 @bin = @temp_array [0 . . ( $ b u s _ s i z e − 1) ] ;
1674 @bin = r e v e r s e ( @bin ) ;
1675 $ c a l c _ c o u n t = j o i n ( '' , @bin ) ;
1676 $reg [ $op1 ] = o c t ( "0b$calc_count" ) ;
1677 }
1678 ##−−−−−−− compactor Ends −−−−−−−
1679
1680 ##−−−−−−− complement −−−−−−−−−−−
1681 ## 2 ' s complement f u c n t i o n
1682 sub complement
1683 {
1684 $twos_comp = s p r i n t f ( "%b" , $twos_comp ) ;
1685 $ l e n g t h = l e n g t h ( $twos_comp ) ;
1686 i f ( $ l e n g t h > $ t w o s _ s i z e ) {
1687 p r i n t "Warning: Length exceeding ${twos_size} at instruction
number $count : $instruction\n" ;
1688 }
1689 $padd ing = (0 x ( ${ t w o s _ s i z e } − $ l e n g t h ) ) ;
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1690 $twos_comp = $padd ing . $twos_comp ;
1691 @temp_array = s p l i t ( / / , $twos_comp ) ;
1692 @temp_array = r e v e r s e ( @temp_array ) ;
1693 $ t e m p _ f l a g = 0 ;
1694 f o r my $ i ( 0 . . ( $ t w o s _ s i z e −1) ) {
1695 i f ( $ t e m p _ f l a g == 1) {
1696 $ t e m p _ a r r a y [ $ i ] = $ t e m p _ a r r a y [ $ i ] ? 0 : 1 ;
1697 }
1698 e l s i f ( ( $ t e m p _ f l a g == 0)&&($ t e m p _ a r r a y [ $ i ] == 1) ) {
1699 $ t e m p _ f l a g = 1 ;
1700 }
1701 }
1702 @temp_array = r e v e r s e ( @temp_array ) ;
1703 $twos_comp = j o i n ( '' , @temp_array ) ;
1704 }
1705 ##−−−−−−− complement Ends −−−
1706
1707 ##−−−−−−− CNVZ −−−−−−−−−−−−−−
1708 ## CNVZ f l a g a s s i g n m e n t F u n c t i o n
1709 sub CNVZ
1710 {
1711 $ c a l c _ c o u n t = s p r i n t f ( "%b" , $ r eg [ $op1 ] ) ;
1712 $ l e n g t h = l e n g t h ( $ c a l c _ c o u n t ) ;
1713 i f ( $ l e n g t h < $ b u s _ s i z e ) {
1714 $padd ing = (0 x ( $ b u s _ s i z e − $ l e n g t h ) ) ;
1715 $ c a l c _ c o u n t = $padd ing . $ c a l c _ c o u n t ;
1716 }
1717 @temp_array = s p l i t ( '' , $ c a l c _ c o u n t ) ;
1718 @temp_array = r e v e r s e ( @temp_array ) ;
1719 i f ( $ l e n g t h > $ b u s _ s i z e ) {
1720 $ s f [ 3 ] = $ t e m p _ a r r a y [ $ b u s _ s i z e ] ; }
1721 e l s e { $ s f [ 3 ] = 0 ; }
1722 @bin = @temp_array [0 . . ( $ b u s _ s i z e − 1) ] ;
1723 @bin = r e v e r s e ( @bin ) ;
1724 $ c a l c _ c o u n t = j o i n ( '' , @bin ) ;
1725 $ c a l c _ c o u n t = o c t ( "0b$calc_count" ) ;
1726 i f ( $ c a l c _ c o u n t == 0) { $ s f [ 0 ] = 1 ; } e l s e { $ s f [ 0 ] = 0 ; } ## Zero
Flag
1727 i f ( $b in [ 0 ] == 1) { $ s f [ 2 ] = 1 ; } e l s e { $ s f [ 2 ] = 0 ; } ## N e g a t i v e
Flag
1728 $ c a l c _ c o u n t = s p r i n t f ( "%b" , $ o p e r a n d 1 _ r e g ) ;
1729 $ l e n g t h = l e n g t h ( $ c a l c _ c o u n t ) ;
1730 @temp_array = s p l i t ( "" , $ c a l c _ c o u n t ) ;
1731 @temp_array = r e v e r s e ( @temp_array ) ;
1732 i f ( $ l e n g t h > ( $ b u s _ s i z e −2) ) {
1733 $ c a l c _ c o u n t = $ b u s _ s i z e −1;
1734 $ c a l c _ c o u n t = $ t e m p _ a r r a y [ $ c a l c _ c o u n t ] ;
1735 $ o p e r a n d 1 _ r e g = ( $ c a l c _ c o u n t ) ? 1 : 0 ;
1736 }
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1737 e l s e { $ o p e r a n d 1 _ r e g = 0 ; }
1738 $ c a l c _ c o u n t = s p r i n t f ( "%b" , $ o p e r a n d 2 _ r e g ) ;
1739 $ l e n g t h = l e n g t h ( $ c a l c _ c o u n t ) ;
1740 @temp_array = s p l i t ( "" , $ c a l c _ c o u n t ) ;
1741 @temp_array = r e v e r s e ( @temp_array ) ;
1742 i f ( $ l e n g t h > ( $ b u s _ s i z e −2) ) {
1743 $ c a l c _ c o u n t = $ b u s _ s i z e −1;
1744 $ c a l c _ c o u n t = $ t e m p _ a r r a y [ $ c a l c _ c o u n t ] ;
1745 $ o p e r a n d 2 _ r e g = ( $ c a l c _ c o u n t ) ? 1 : 0 ;
1746 }
1747 e l s e { $ o p e r a n d 2 _ r e g = 0 ; }
1748 $ c a l c _ c o u n t = ( $ o p e r a n d 1 _ r e g == $ o p e r a n d 2 _ r e g ) ? 1 : 0 ; #XNOR_1st
1749 $ l e n g t h = $ c a l c _ c o u n t & $ o p e r a n d 1 _ r e g ;
1750 $padd ing = $ c a l c _ c o u n t & $b in [ 0 ] ;
1751 $ c a l c _ c o u n t = ( $padd ing == $ l e n g t h ) ? 0 : 1 ; # XOR_f ina l
1752 $ s f [ 1 ] = $ c a l c _ c o u n t ; ## Over−Flow f l a g
1753 }
1754 ##−−−−−−− CNVZ Ends −−−−−−−−
1755
1756 ##−−−−−−− e r r o r _ r e a d _ o u t −−−
1757 ## Error r e p o r t i n g
1758 sub e r r o r _ r e a d _ o u t
1759 {
1760 i f ( ${ f l a g } == 1) { d i e " Mnemonic mapping should be closed before
line no.$file_line in file:$config \n" ; }
1761 e l s i f ( ${ f l a g } == 2) { d i e " Manipulation instructions should be
closed before line no.$file_line in file:$config \n" ; }
1762 e l s i f ( ${ f l a g } == 3) { d i e " Branch instructions should be closed
before line no.$file_line in file:$config \n" ; }
1763 e l s i f ( ${ f l a g } == 4) { d i e " Data Transfer instructions should be
closed before line no.$file_line in file:$config \n" ; }
1764 }
1765 ##−−−−−−− e r r o r _ r e a d _ o u t Ends −−
III.2 Extract function
1
2 sub e x t r a c t ( $ , $ , $ )
3 {
4 my $temp_1 ; my $temp_2 ;
5 $temp_1 = $_ [ 0 ] ;
6 $temp_2 = $_ [ 1 ] ;
7 $ f l a g = $_ [ 2 ] ;
8 i f ( ${ temp_1 } eq "bits" )
9 {
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10 i f ( ${ f l a g } != 10 && ${ f l a g } ! = 0 ) { &e r r o r _ r e a d _ o u t ; }
11 ${ b u s _ s i z e } = hex ( ${ temp_2 } ) ;
12 p r i n t "bits: ${bus_size}\n" ; ${ o t h _ f l a g } = 6 ; }
13 e l s i f ( ${ temp_1 } eq "registers" )
14 {
15 i f ( ${ f l a g } != 10 && ${ f l a g } ! = 0 ) { &e r r o r _ r e a d _ o u t ; }
16 ${ num_reg } = hex ( ${ temp_2 } ) ;
17 p r i n t "registers: ${num_reg}\n" ; ${ o t h _ f l a g } = 6 ; }
18 e l s i f ( ${ temp_1 } eq "architecture" )
19 {
20 i f ( ${ f l a g } != 10 && ${ f l a g } ! = 0 ) { &e r r o r _ r e a d _ o u t ; }
21 ${ a r c h } = hex ( ${ temp_2 } ) ;
22 p r i n t "architecture: ${arch}\n" ; ${ o t h _ f l a g } = 6 ; }
23 e l s i f ( ${ temp_1 } eq "opcode_size" )
24 {
25 i f ( ${ f l a g } != 10 && ${ f l a g } ! = 0 ) { &e r r o r _ r e a d _ o u t ; }
26 ${ o p c o d e _ s i z e } = hex ( ${ temp_2 } ) ;
27 p r i n t "opcode_size ${opcode_size}\n" ; ${ o t h _ f l a g } = 6 ; }
28 e l s i f ( ${ temp_1 } eq "operand1_size" )
29 {
30 i f ( ${ f l a g } != 10 && ${ f l a g } ! = 0 ) { &e r r o r _ r e a d _ o u t ; }
31 ${ o p 1 _ s i z e } = hex ( ${ temp_2 } ) ;
32 p r i n t "operand1_size: ${temp_2}\n" ; ${ o t h _ f l a g } = 6 ; }
33 e l s i f ( ${ temp_1 } eq "operand2_size" )
34 {
35 i f ( ${ f l a g } != 10 && ${ f l a g } ! = 0 ) { &e r r o r _ r e a d _ o u t ; }
36 ${ o p 2 _ s i z e } = hex ( ${ temp_2 } ) ;
37 p r i n t "operand2_size: ${temp_2}\n" ; ${ o t h _ f l a g } = 6 ; }
38 e l s i f ( ${ temp_1 } eq "memory_size" )
39 {
40 i f ( ${ f l a g } != 10 && ${ f l a g } ! = 0 ) { &e r r o r _ r e a d _ o u t ; }
41 $custom_mem = 1 ;
42 $ c a l c _ c o u n t = hex ( ${ temp_2 } ) ;
43 $ c a l c _ c o u n t = (2** $ c a l c _ c o u n t ) ;
44 $mem_implemented = $ c a l c _ c o u n t ;
45 p r i n t "memory_size: ${temp_2} : ${mem_implemented}\n" ; ${
o t h _ f l a g } = 6 ; }
46 e l s i f ( ${ temp_1 } eq "dm_size" )
47 {
48 i f ( ${ f l a g } != 10 && ${ f l a g } ! = 0 ) { &e r r o r _ r e a d _ o u t ; }
49 $custom_datamem = 1 ;
50 $ c a l c _ c o u n t = hex ( ${ temp_2 } ) ;
51 $dm_mask = (1 x $ c a l c _ c o u n t ) ; p r i n t "dm_mask1: $dm_mask \n" ;
52 $dm_mask = o c t ( "0b$dm_mask" ) ; p r i n t "dm_mask2: $dm_mask\n" ;
53 $ c a l c _ c o u n t = (2** $ c a l c _ c o u n t ) ;
54 ${ datamem_implemented } = $ c a l c _ c o u n t ;
55 p r i n t "Data memory_size: ${temp_2} : ${datamem_implemented}\
n" ; ${ o t h _ f l a g } = 6 ; }
56 e l s i f ( ${ temp_1 } eq "pc_in_pc_relative" )
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57 {
58 i f ( ${ f l a g } != 10 && ${ f l a g } ! = 0 ) { &e r r o r _ r e a d _ o u t ; }
59 $ c a l c _ c o u n t = hex ( ${ temp_2 } ) ;
60 $now = ( $ c a l c _ c o u n t ) ? 0 : 1 ;
61 p r i n t "pc_in_pc_relative: $now\n" ; ${ o t h _ f l a g } = 6 ;
}
62 e l s i f ( ${ temp_1 } eq "Stack_direction" )
63 {
64 i f ( ${ f l a g } != 10 && ${ f l a g } ! = 0 ) { &e r r o r _ r e a d _ o u t ; }
65 ${ s p _ d i r e c t } = hex ( ${ temp_2 } ) ;
66 p r i n t "Stack direction: ${sp_direct}\n" ; ${ o t h _ f l a g } = 6 ;
}
67 e l s i f ( ${ temp_1 } eq "SP" )
68 {
69 i f ( ${ f l a g } != 10 && ${ f l a g } ! = 0 ) { &e r r o r _ r e a d _ o u t ; }
70 p r i n t "Stack Pointer top: ${temp_2}\t" ;
71 ${SP} = hex ( ${ temp_2 } ) ;
72 ${ SP_top } = ${SP } ;
73 p r i n t ": ${SP}\n" ; ${ o t h _ f l a g } = 6 ; }
74 e l s i f ( ${ temp_1 } eq "Stack_size" )
75 {
76 i f ( ${ f l a g } != 10 && ${ f l a g } ! = 0 ) { &e r r o r _ r e a d _ o u t ; }
77 ${ s t a c k _ p e r } = hex ( ${ temp_2 } ) ;
78 p r i n t "Percentage of memory for Stack: ${stack_per}\n" ; ${
o t h _ f l a g } = 6 ; }
79 i f ( ( ${ temp_1 } eq "start_mapping" ) o r ( ${ temp_1 } eq "end_mapping" )
o r ( ${ f l a g } == 1) )
80 {
81 i f ( ${ temp_1 } eq "start_mapping" ) {
82 i f ( ${ f l a g } != 10) {
83 p r i n t "FLAG: $flag \n" ;
84 d i e " Mnemonic mapping should be mnemonic :
opcode definitions" ;
85 }
86 e l s e { ${ f l a g } = 1 ; }
87 }
88 e l s i f ( ${ temp_1 } eq "end_mapping" )
89 { ${ f l a g } = 0 ; }
90 e l s i f ( ( ${ temp_1 } ne "start_mapping" ) ) {
91 $mnemonics { $temp_1 } = "${temp_2}" ; ## append ing "
mnemonic " a s s o c i a t i v e a r r a y w i t h ' number ' key & '
opcode ' p a i r
92 ++ $c oun t ; }
93 }
94 i f ( ( ${ temp_1 } eq "start_manipulation" ) o r ( ${ temp_1 } eq "
end_manipulation" ) o r ( ${ f l a g } == 2) )
95 {
96 i f ( ${ temp_1 } eq "EOF" ) { d i e " End of File reached &
maipulation should be closed before EOF; before line no.
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$file_line in file:$config \n" ; }
97 i f ( ${ temp_1 } eq "start_manipulation" ) {
98 i f ( ${ f l a g } != 0) {
99 i f ( ${ f l a g } == 1) { d i e " Mnemonic mapping
should be closed before start_maipulation
; before line no.$file_line in file:
$config \n" ; }
100 e l s i f ( ${ f l a g } == 3) { d i e " Branch
instructions should be closed before
start_maipulation; before line no.
$file_line in file:$config \n" ; }
101 e l s i f ( ${ f l a g } == 4) { d i e " Data Transfer
instructions should be closed before
start_maipulation; before line no.
$file_line in file:$config \n" ; }
102 e l s i f ( ${ f l a g } == 6) { d i e " Manipulation
instructions should be closed before line
no.$file_line in file:$config \n" ; }
103 e l s i f ( ${ f l a g } == 10) { d i e " Mnemonic
mapping should be done & closed before
start_maipulation; before line no.
$file_line in file:$config \n" ; }
104 }
105 e l s e { ${ f l a g } = 2 ; }
106 }
107 i f ( ${ temp_1 } eq "end_manipulation" )
108 { ${ f l a g } = 0 ; }
109 e l s i f ( ( ${ temp_1 } ne "start_manipulation" ) ) {
110 i f ( e x i s t s $mnemonics { $temp_1 } ) {
111 $temp_1 = $mnemonics { $temp_1 } ;
112 $manip {"${temp_1}"} = "${temp_2}" ; ##
append ing " manip " a s s o c i a t i v e a r r a y w i t h
' opcode ' key & v a l u e p a i r
113 −−$c ou n t ;
114 }
115 e l s e
116 { d i e "Mnemonic ${temp_1} at line no. $file_line in
file:$config not mapped \n" ; }
117 }
118 }
119 i f ( ( ${ temp_1 } eq "start_branch" ) o r ( ${ temp_1 } eq "end_branch" ) o r (
${ f l a g } == 3) )
120 {
121 i f ( ${ temp_1 } eq "EOF" ) { d i e " End of File reached & branch
should be closed before EOF; before line no.$file_line in
file:$config \n" ; }
122 i f ( ${ temp_1 } eq "start_branch" ) {
123 i f ( ${ f l a g } != 0) {
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124 i f ( ${ f l a g } == 1) { d i e " Mnemonic mapping
should be closed before start_branch;
before line no.$file_line in file:$config
\n" ; }
125 e l s i f ( ${ f l a g } == 2) { d i e " Manipulation
instructions should be closed before
start_branch; before line no.$file_line
in file:$config \n" ; }
126 e l s i f ( ${ f l a g } == 4) { d i e " Data Transfer
instructions should be closed before
start_branch; before line no.$file_line
in file:$config \n" ; }
127 e l s i f ( ${ f l a g } == 6) { d i e " Branch
instructions should be closed before line
no.$file_line in file:$config \n" ; }
128 e l s i f ( ${ f l a g } == 10) { d i e " Mnemonic
mapping should be done & closed before
start_branch; before line no.$file_line
in file:$config \n" ; }
129 }
130 e l s e { ${ f l a g } = 3 ; }
131 }
132 i f ( ${ temp_1 } eq "end_branch" )
133 { ${ f l a g } = 0 ; }
134 e l s i f ( ${ temp_1 } ne "start_branch" ) {
135 i f ( e x i s t s $mnemonics { $temp_1 } ) {
136 $temp_1 = $mnemonics { $temp_1 } ;
137 $branch {"${temp_1}"} = "${temp_2}" ; ##
append ing " branch " a s s o c i a t i v e a r r a y w i t h
' opcode ' key & v a l u e p a i r
138 −−$c ou n t ; }
139 e l s e
140 { d i e "Mnemonic ${temp_1} at line no. $file_line in
file:$config not mapped \n" ; }
141 }
142 }
143 i f ( ( ${ temp_1 } eq "start_data_transfer" ) o r ( ${ temp_1 } eq "
end_data_transfer" ) o r ( ${ f l a g } == 4) ) {
144 i f ( ${ temp_1 } eq "EOF" ) { d i e " End of File reached &
data_transfer should be closed before EOF; before line no
.$file_line in file:$config \n" ; }
145 i f ( ${ temp_1 } eq "start_data_transfer" ) {
146 i f ( ${ f l a g } != 0) {
147 i f ( ${ f l a g } == 1) { d i e " Mnemonic mapping
should be closed before
start_data_transfer; before line no.
$file_line in file:$config \n" ; }
148 e l s i f ( ${ f l a g } == 2) { d i e " Manipulation
instructions should be closed before
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start_data_transfer; before line no.
$file_line in file:$config \n" ; }
149 e l s i f ( ${ f l a g } == 3) { d i e " Branch
instructions should be closed before
start_data_transfer; before line no.
$file_line in file:$config \n" ; }
150 e l s i f ( ( ${ temp_1 } ne "start_data_transfer" )
and ${ f l a g } == 6) { d i e " Data Transfer
instructions should be closed before line
no.$file_line in file:$config \n" ; }
151 e l s i f ( ${ f l a g } == 10) { d i e " Mnemonic
mapping should be done & closed before
start_branch; before line no.$file_line
in file:$config \n" ; }
152 }
153 e l s e { ${ f l a g } = 4 ; }
154 }
155 i f ( ${ temp_1 } eq "end_data_transfer" )
156 { ${ f l a g } = 0 ; }
157 e l s i f ( ( ${ temp_1 } ne "start_data_transfer" ) ) {
158 i f ( e x i s t s $mnemonics { $temp_1 } ) {
159 $temp_1 = $mnemonics { $temp_1 } ;
160 $ d a t a _ t r a n s f e r {"${temp_1}"} = "${temp_2}" ; #
# append ing " d a t a _ t r a n s f e r " a s s o c i a t i v e
a r r a y w i t h ' opcode ' key & v a l u e p a i r
161 −−$c ou n t ; }
162 e l s e
163 { d i e "Mnemonic ${temp_1} at line no. $file_line in
file:$config not mapped \n" ; }
164 }
165 }





Matlab is used to generate graphs in this work. The ’csv’ file for a test run is imported into the
Matlab and graphs are generated using the following scripts.
IV.1 Errors for tests-Graph1
1 s e t ( 0 , 'defaultAxesFontName' , 'Arial' )
2 s e t ( 0 , 'defaultTextFontName' , 'Arial' )
3 ab = [ Undef ined reg , I m p l e m e n t a t i o n E r r o r , ProgramCounter , S t a t u s F l a g ] ;
4 abc = {'Undefinedreg' , 'ImplementationError' , 'ProgramCounter' , 'StatusFlag' } ;
5 wid th = 0 . 6 ;
6 h = ba r3 ( ab , wid th )
7 ax = gca ;
8 x t i c k a n g l e (−45)
9 x t i c k s ( 1 : 1 : 4 )
10 x t i c k l a b e l s ( abc )
11 y t i c k a n g l e ( 1 9 )
12 y t i c k s ( 1 : 1 : 2 7 )
13 y t i c k l a b e l s ( I n s t r u c t i o n ) ;
14 z l a b e l ( 'No. of Errors' )
15 cm = g e t ( gcf , 'colormap' ) ; % Use t h e c u r r e n t colormap .
16 c n t = 0 ;
17 f o r j j = 1 : l e n g t h ( h )
18 xd = g e t ( h ( j j ) , 'xdata' ) ;
19 yd = g e t ( h ( j j ) , 'ydata' ) ;
20 zd = g e t ( h ( j j ) , 'zdata' ) ;
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21 d e l e t e ( h ( j j ) )
22 i d x = [ 0 ; f i n d ( a l l ( i snan ( xd ) , 2 ) ) ] ;
23 i f j j == 1
24 S = z e r o s ( l e n g t h ( h ) * ( l e n g t h ( i d x ) −1) , 1 ) ;
25 dv = f l o o r ( s i z e ( cm , 1 ) / l e n g t h ( S ) ) ;
26 end
27 f o r i i = 1 : l e n g t h ( i d x )−1
28 c n t = c n t + 1 ;
29 S ( c n t ) = s u r f a c e ( xd ( i d x ( i i ) +1 : i d x ( i i +1) −1 , : ) , . . .
30 yd ( i d x ( i i ) +1 : i d x ( i i +1) −1 , : ) , . . .
31 zd ( i d x ( i i ) +1 : i d x ( i i +1) −1 , : ) , . . .
32 'facecolor' , cm ( ( cn t −1)*dv + 1 , : ) ) ;
33 end
34 end
35 r o t a t e 3 d
36 r1 = S ( 1 : 2 7 ) ;
37 r2 = S ( 2 8 : 5 4 ) ;
38 r3 = S ( 5 5 : 8 1 ) ;
39 r4 = S ( 8 2 : 1 0 8 ) ;
40 s e t ( r1 , 'facecolor' , [ 0 . 9 8 0 0 ] )
41 s e t ( r2 , 'facecolor' , [ 1 . 0 1 . 0 0 . 5 0 1 ] )
42 s e t ( r3 , 'facecolor' , [ 1 . 0 0 .627 0 . 2 5 8 ] )
43 s e t ( r4 , 'facecolor' , [ 0 . 5 0 1 1 . 0 0 . 5 0 1 ] )
IV.2 Total Error count-Graph2
1 s e t ( 0 , 'defaultAxesFontName' , 'Arial' )
2 s e t ( 0 , 'defaultTextFontName' , 'Arial' )
3 wid th1 = 0 . 5 ;
4 ba rh ( Tota lOcc , width1 , 'FaceColor' , [ 1 1 0 . 5 5 ] )
5 wid th2 = . 2 5 ;
6 hold on
7 ba rh ( E r r o r s , width2 , 'FaceColor' , [ 0 0 1 ] )
8 hold o f f
9 y t i c k a n g l e ( 0 )
10 y t i c k s ( 1 : 1 : 2 7 )
11 y t i c k l a b e l s ( I n s t r u c t i o n )
12 y l a b e l ( 'Instructions' )
13 gr id on
14 x l a b e l ( 'Instruction Count' )




Figure V.1: Total Error count for test T1 (mode A) in processor axt
V.1 Processor axt V-2
Figure V.2: Errors found in processor axt while executing test T1 (mode A)
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Figure V.3: Total Error count for test T2 (mode A) in processor axt
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Figure V.4: Errors found in processor axt while executing test T2 (mode A)
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Figure V.5: Total Error count for test T1 (mode M) in processor axt
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Figure V.6: Errors found in processor axt while executing test T1 (mode M)
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Figure V.7: Total Error count for test T2 (mode M) in processor axt
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Figure V.8: Errors found in processor axt while executing test T2 (mode M)
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Figure V.9: Total Error count for test T1 (mode MB) in processor axt
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Figure V.10: Errors found in processor axt while executing test T1 (mode MB)
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Figure V.11: Total Error count for test T2 (mode MB) in processor axt
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Figure V.12: Errors found in processor axt while executing test T2 (mode MB)
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Figure V.13: Total Error count for test T1 (mode MD) in processor axt
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Figure V.14: Errors found in processor axt while executing test T1 (mode MD)
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Figure V.15: Total Error count for test T2 (mode MD) in processor axt
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Figure V.16: Errors found in processor axt while executing test T2 (mode MD)
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Figure V.17: Total Error count for test T1 (mode A) in processor dnm
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Figure V.18: Errors found in processor dnm while executing test T1 (mode A)
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Figure V.19: Total Error count for test T2 (mode A) in processor dnm
V.2 Processor dnm V-20
Figure V.20: Errors found in processor dnm while executing test T2 (mode A)
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Figure V.21: Total Error count for test T1 (mode M) in processor dnm
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Figure V.22: Errors found in processor dnm while executing test T1 (mode M)
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Figure V.23: Total Error count for test T2 (mode M) in processor dnm
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Figure V.24: Errors found in processor dnm while executing test T2 (mode M)
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Figure V.25: Total Error count for test T1 (mode MB) in processor dnm
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Figure V.26: Errors found in processor dnm while executing test T1 (mode MB)
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Figure V.27: Total Error count for test T2 (mode MB) in processor dnm
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Figure V.28: Errors found in processor dnm while executing test T2 (mode MB)
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Figure V.29: Total Error count for test T1 (mode MD) in processor dnm
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Figure V.30: Errors found in processor dnm while executing test T1 (mode MD)
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Figure V.31: Total Error count for test T2 (mode MD) in processor dnm
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Figure V.32: Errors found in processor dnm while executing test T2 (mode MD)
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Figure V.33: Total Error count for test T1 (mode A) in processor nxp
V.3 Processor nxp V-34
Figure V.34: Errors found in processor nxp while executing test T1 (mode A)
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Figure V.36: Errors found in processor nxp while executing test T2 (mode A)
V.3 Processor nxp V-37
Figure V.37: Total Error count for test T1 (mode M) in processor nxp
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Figure V.38: Errors found in processor nxp while executing test T1 (mode M)
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Figure V.39: Total Error count for test T2 (mode M) in processor nxp
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Figure V.40: Errors found in processor nxp while executing test T2 (mode M)
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Figure V.41: Total Error count for test T1 (mode MB) in processor nxp
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Figure V.42: Errors found in processor nxp while executing test T1 (mode MB)
V.3 Processor nxp V-43
Figure V.43: Total Error count for test T2 (mode MB) in processor nxp
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Figure V.44: Errors found in processor nxp while executing test T2 (mode MB)
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Figure V.46: Errors found in processor nxp while executing test T1 (mode MD)
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Figure V.48: Errors found in processor nxp while executing test T2 (mode MD)
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Figure V.50: Errors found in processor tfl while executing test T1 (mode A)
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Figure V.52: Errors found in processor tfl while executing test T2 (mode A)
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Figure V.54: Errors found in processor tfl while executing test T1 (mode M)
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Figure V.58: Errors found in processor tfl while executing test T1 (mode MB)
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Figure V.60: Errors found in processor tfl while executing test T2 (mode MB)
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Figure V.62: Errors found in processor tfl while executing test T1 (mode MD)
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Figure V.64: Errors found in processor tfl while executing test T2 (mode MD)
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Figure V.66: Errors found in processor sxs while executing test T1 (mode A)
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Figure V.76: Errors found in processor sxs while executing test T2 (mode MB)
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Figure V.80: Errors found in processor sxs while executing test T2 (mode MD)
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Figure V.82: Errors found in processor vxk while executing test T1 (mode A)
V.6 Processor vxk V-83
Figure V.83: Total Error count for test T2 (mode A) in processor vxk
V.6 Processor vxk V-84
Figure V.84: Errors found in processor vxk while executing test T2 (mode A)
V.6 Processor vxk V-85
Figure V.85: Total Error count for test T1 (mode M) in processor vxk
V.6 Processor vxk V-86
Figure V.86: Errors found in processor vxk while executing test T1 (mode M)
V.6 Processor vxk V-87
Figure V.87: Total Error count for test T2 (mode M) in processor vxk
V.6 Processor vxk V-88
Figure V.88: Errors found in processor vxk while executing test T2 (mode M)
V.6 Processor vxk V-89
Figure V.89: Total Error count for test T1 (mode MB) in processor vxk
V.6 Processor vxk V-90
Figure V.90: Errors found in processor vxk while executing test T1 (mode MB)
V.6 Processor vxk V-91
Figure V.91: Total Error count for test T2 (mode MB) in processor vxk
V.6 Processor vxk V-92
Figure V.92: Errors found in processor vxk while executing test T2 (mode MB)
V.6 Processor vxk V-93
Figure V.93: Total Error count for test T1 (mode MD) in processor vxk
V.6 Processor vxk V-94
Figure V.94: Errors found in processor vxk while executing test T1 (mode MD)
V.6 Processor vxk V-95
Figure V.95: Total Error count for test T2 (mode MD) in processor vxk
V.6 Processor vxk V-96
Figure V.96: Errors found in processor vxk while executing test T2 (mode MD)
